Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

DSP56857 Scheda tecnica(PDF) 243 Page - Freescale Semiconductor, Inc

Il numero della parte DSP56857
Spiegazioni elettronici  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  FREESCALE [Freescale Semiconductor, Inc]
Homepage  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857 Scheda tecnica(HTML) 243 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 239Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 240Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 241Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 242Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 243Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 244Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 245Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 246Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 247Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 243 / 662 page
background image
Functional Description
Serial Communications Interface (SCI), Rev. 4
Freescale Semiconductor
10-7
10.6.2 Baud Rate Generation
A 13-bit modulus counter in the baud rate generator derives the baud rate for both the receiver
and the transmitter. A value of 1 to 8191 written to the SBR bits determines the module clock
divisor. A value of zero disables the baud rate generator. The SBR bits are bits 12:0 of the SCI
Baud Rate (SCIBR) register. The baud rate clock is synchronized with the bus clock, driving the
receiver. The baud rate clock, divided by 16, drives the transmitter. The receiver has an
acquisition rate of 16 samples per bit time.
Baud rate generation is subject to two sources of error:
1. Integer division of the module clock may not give the exact target frequency.
2. Synchronization with the bus clock can cause phase shift.
Table 10-6 lists examples of achieving target baud rates with a module clock frequency of
60MHz.
Note:
Maximum baud rate is module clock rate, divided by 16. System overhead may
preclude processing the data at this speed.
Table 10-5. Example 9-Bit Data Frame Formats
Start
Bit
Data
Bits
Address
Bit
Parity
Bit
Stop
Bit
19001
18002
18011
18
11
01
1. The address bit identifies the frame as an address character.
Please see Section 10.6.4.8
Table 10-6. Example Baud Rates (Module Clock = 60MHz)
SBR
Bits
Receiver Clock
(Hz)
Transmitter Clock
(Hz)
Target Baud
Rate
Error (%)
98
612245
38265
38,400
-0.35
195
307692
19231
19,200
0.16
391
153453
9591
9600
-0.09
781
76825
4802
4800
0.04
1563
38388
2399
2400
-0.04
3125
19200
1200
1200
0.00
6250
9600
600
600
0.00



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com