DSP56857 datasheet(384/662 Pages) FREESCALE

384 / 662 page

Resets

5685X Digital Signal Controller User Manual, Rev. 4

13-18

Freescale Semiconductor

Figure 13-10. TMR Hold Register (HOLD)

See Programmer’s Sheet on Appendix page B - 88

13.9.8 Timer Channel Counter Register (CNTR)

There are four read/write Timer Channel Counter Registers in this occurrence. Their addresses

are:

TMRA0_CNTR (Timer A, Channel 0 Counter)—Address: TMRA_BASE + $5

TMRA1_CNTR (Timer A, Channel 1 Counter)—Address: TMRA_BASE + $D

TMRA2_CNTR (Timer A, Channel 2 Counter)—Address: TMRA_BASE + $15

TMRA3_CNTR (Timer A, Channel 3 Counter)—Address: TMRA_BASE + $1D

Figure 13-11. TMR Counter Register (CNTR)

See Programmer’s Sheet on Appendix page B - 89

13.10 Resets

The TMR module can only be reset by the RST signal. This forces all registers to their reset state

and clears the OFLAG signal if it is asserted. The counter will be turned off until the settings in

the Control register are changed.

13.11 Interrupts

The TMR module can generate 12 interrupts, three for each of the four counters/channels.

13.11.1 Timer Compare Interrupts

These interrupts are generated when a successful compare occurs between a counter and it’s

compare registers while the Timer Compare Flag Interrupt Enable (TCFIE) is set in the

TMR_SCR. These interrupts are cleared by writing 0 to the TCF bit in the appropriate

TMR_SCR.

Base + $4, $C,

$14, $1C

Read

HOLD VALUE

Write

Reset

000

0000

000

Base + $5. $D,

$15, $1D

Read

COUNTER

Write

Reset

000

0000

000

DSP56857 Scheda tecnica(PDF) 384 Page - Freescale Semiconductor, Inc

DSP56857 Scheda tecnica(HTML) 384 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL