DSP56857 datasheet(513/662 Pages) FREESCALE

513 / 662 page

Application:

Date:

Programmer:

Sheet

Appendix B - Programmer’s Sheets, Rev. 4

Freescale Semiconductor

B-11

2 of 4

EMI

Chip Select Option Register (CSOR0-3)

Chip Select

Option Register

(CSOR0-CSOR3)

$1FFE40 + $8-$B

Bits

Read

RWS

BYTE_EN

R/W

PS/DS

WWS

Write

Reset

1110000

001

0111

Bits

Name

Description

9 - 8

BYTE_EN

Upper/Lower Byte Enable (UBS and LBS)

Accesses to external data memory are typically through the use of a word. For data memory

access, the 56800 core can also access bytes, yielding the upper and lower half of a word.

CSOR Encoding of CS UBS Functionality

CSOR Encoding of CS LBS Functionality

Disabled

Lower Byte Enabled

Upper Byte Enabled

Both Bytes Enabled

Both Bytes are Enabled

7 - 6

R/W

Read/Write

The chip select will be disabled

The chip select will be enabled for both read/write

The chip select will allow read only

The chip select will allow read/write

5 - 4

PS/DS

Program/Data Space Select

The chip select will be disabled

The chip select will allow Data Space only

The chip select will allow Program Space only

The chip select will be enabled

3 - 0

WWS

Write Wait State

Specifies minimum number of IPBus_CLK Wait states required by an EMI access.

DSP56857 Scheda tecnica(PDF) 513 Page - Freescale Semiconductor, Inc

DSP56857 Scheda tecnica(HTML) 513 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL