DSP56857 datasheet(580/662 Pages) FREESCALE

580 / 662 page

Application:

Date:

Programmer:

Sheet

Appendix B - Programmer’s Sheets, Rev. 4

Freescale Semiconductor

B-78

Preliminary

11 of 16

ESSI Transmit and Receive Control Registers (STXCR, SRXCR)

Bits

Name

Description

PSR

Prescaler Range

This bit controls a fixed divide-by-eight prescaler in series with the variable prescaler. It extends

the range of the prescaler for those cases where a slower bit clock is desired.

When the PSR bit is cleared, the fixed prescaler is by-passed

When the PSR bit is set, the fixed divide-by eight prescaler is operational

14 - 13

Word Length Control

These bits are used to select the length of the data words being transferred by the ESSI

12 - 8

Frame Rate Divider Control

This bit field controls the divide ratio for the programmable frame rate dividers

7 - 0

Prescaler Modulus Select

This bit field specifies the divide ratio of the prescale divider in the ESSI clock generator. This

prescaler is used only in internal clock mode to divide the internal peripheral clock.

ESSI

ESSI Transmit

Control Register

(STXCR)

Base + $8

Bits

Read

PSR

Write

Reset

000

ESSI Receive

Control Register

(SRXCR)

Base + $9

Bits

Read

PSR

Write

Reset

000

0000

000

DSP56857 Scheda tecnica(PDF) 580 Page - Freescale Semiconductor, Inc

DSP56857 Scheda tecnica(HTML) 580 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL