DSP56857 datasheet(595/662 Pages) FREESCALE

595 / 662 page

Application:

Date:

Programmer:

Sheet

Appendix B - Programmer’s Sheets, Rev. 4

Freescale Semiconductor

B-93

Preliminary

Bits

Name

Description

TCF

Timer Compare Flag

This bit is set when a successful compare occurs. Cleared by writing a 0 to it.

TCFIE

Timer Compare Flag Interrupt Enable

When set, this bit enables interrupts when the TCF bit is set.

TOF

Timer Overflow Flag

This bit is set when the counter rolls over its maximum value $FFFF or $0000, depending on count

direction. Clear the bit by writing 0 to it.

TOFIE

Timer Overflow Flag Interrupt Enable

When set, this bit enables interrupts when the TOF bit is set.

IEF

Input Edge Flag

This bit is set when a positive input transition occurs. Clear the bit by writing 0 to it.

IEFIE

Input Edge Flag Interrupt Enable

When set, this bit enables interrupts when the IEF bit is set.

IPS

Input Polarity Select

When set, this bit inverts the input signal polarity.

INPUT

External Input Signal

This read-only bit reflects the current state of the external input pin selected via the secondary

count source after application of the IPS bit.

10 of 11

TMR Status/Control Registers (SCR)

TMR

TMR Status/Control

$1FFE80 + $7, $F,

$17, $1F

Bits

Read

TCF TCFIE TOF TOFOE IEF IEFIE

IPS

INPUT

CM MSTR EEOF VAL

OPS OEN

Write

FORCE

Reset

000

denotes Reserved Bits

See the following page for continuation of this register

DSP56857 Scheda tecnica(PDF) 595 Page - Freescale Semiconductor, Inc

DSP56857 Scheda tecnica(HTML) 595 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL