XRT7250 datasheet(422/463 Pages) EXAR

422 / 463 page

áç

XRT7250

DS3/E3 FRAMER IC

REV. 1.1.1

403

In additional to the FEBE bit-field signaling, the Re-

ceive E3 Framer block will generate the BIP-8 Error

Interrupt to the Microprocessor. Hence, it will set bit 2

(BIP-8 Error Interrupt Status) to “1”, as depicted be-

low.

Finally, the Receive E3 Framer block will increment

the PMON Parity Error Count registers. The byte for-

mat of these registers are presented below.

FIGURE 199. ILLUSTRATION OF THE LOCAL RECEIVE E3 FRAMER BLOCK, TRANSMITTING AN E3 FRAME (TO THE

REMOTE TERMINAL) WITH THE FEBE BIT (WITHIN THE MA BYTE-FIELD) SET TO “1”

Transmit E3

Framer

Receive E3

Framer

Local Terminal

Remote

Terminal

MA Byte

x1xxxxxx

FEBE bit

RXE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0X15)

BIT 7BIT 6BIT 5BIT 4BIT 3BIT 2BIT 1BIT 0

Not Used

TTB

Change

Interrupt

Status

Not Used

FEBE

Interrupt

Status

FERF

Interrupt

Status

BIP-8

Error

Interrupt

Status

Framing

Byte Error

Interrupt

Status

RxPld

Mis

Interrupt

Status

RUR

0000

000

PMON PARITY ERROR COUNT REGISTER - MSB (ADDRESS = 0X54)

BIT 7BIT 6BIT 5BIT 4BIT 3BIT 2BIT 1BIT 0

Parity Error Count - High Byte

RUR

0000

000

XRT7250 Scheda tecnica(PDF) 422 Page - Exar Corporation

XRT7250 Scheda tecnica(HTML) 422 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL