HCS08 datasheet(190/374 Pages) NXP

190 / 374 page

Multi-Purpose Clock Generator (S08MCGV1)

MC9S08JM60 Series Data Sheet, Rev. 5

190

Freescale Semiconductor

12.4

Functional Description

12.4.1

Operational Modes

Figure 12-8. Clock Switching Modes

The nine states of the MCG are shown as a state diagram and are described below. The arrows indicate the

allowed movements between the states.

12.4.1.1

FLL Engaged Internal (FEI)

FLL engaged internal (FEI) is the default mode of operation and is entered when all the following

conditions occur:

•

CLKS bits are written to 00

•

IREFS bit is written to 1

•

PLLS bit is written to 0

•

RDIV bits are written to 000. Since the internal reference clock frequency should already be in the

range of 31.25 kHz to 39.0625 kHz after it is trimmed, no further frequency divide is necessary.

Entered from any state

when MCU enters stop

Returns to state that was active

before MCU entered stop, unless

RESET occurs while in stop.

Stop

PLL Bypassed

External (PBE)

PLL Engaged

External (PEE)

FLL Engaged

External (FEE)

FLL Engaged

Internal (FEI)

FLL Bypassed

External (FBE)

FLL Bypassed

Internal (FBI)

IREFS=1

CLKS=00

PLLS=0

IREFS=0

CLKS=00

PLLS=0

IREFS=1

CLKS=01

PLLS=0

IREFS=0

CLKS=10

PLLS=0

IREFS=0

CLKS=00

PLLS=1

IREFS=0

CLKS=10

PLLS=1

IREFS=0

CLKS=10

BDM Disabled

and LP=1

IREFS=1

CLKS=01

BDM Disabled

and LP=1

Bypassed

Low Power

Internal (BLPI)

Bypassed

Low Power

External (BLPE)

BDM Enabled

or LP=0

BDM Enabled

or LP=0

BDM Enabled

or LP=0

HCS08 Scheda tecnica(PDF) 190 Page - NXP Semiconductors

HCS08 Scheda tecnica(HTML) 190 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL