| Motore di ricerca datesheet componenti elettronici |
|
STM32WLE4JC Scheda tecnica(PDF) 131 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32WLE4JC Scheda tecnica(HTML) 131 Page - STMicroelectronics |
|
131 / 146 page ![]() DS13105 Rev 9 131/146 STM32WLE5/E4xx Electrical characteristics 133 Figure 27. SPI timing diagram - Slave mode and CPHA = 0 tv(SO) Data output valid time Slave mode, 2.7 < VDD < 3.6 V Range 1 - 10 13.5 ns Slave mode, 2.7 < VDD < 3.6 V Range 2 -17 18 Slave mode, 1.8 < VDD < 3.6 V Range 1 -10 20 Slave mode, 1.8 < VDD < 3.6 V Range 2 -17 24 tv(MO) Master mode (after enable edge) - 1 1.5 th(SO) Data output hold time Slave mode (after enable edge) 8 - - th(MO) Master mode (after enable edge) 0 - - 1. Guaranteed by characterization results. 2. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI), that has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having tsu(MI) = 0 while Duty(SCK) = 50 %. Table 92. SPI characteristics(1) (continued) Symbol Parameter Conditions Min Typ Max Unit (SI) MSB IN BIT1 IN LSB IN BIT6 OUT MSB OUT LSB OUT NSS input MOSI INPUT MISO OUTPUT (SI) |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |