AM2434...ALV datasheet(195/280 Pages) TI

195 / 280 page

7.10.5.12 MMCSD

The MMCSD Host Controller provides an interface to embedded Multi-Media Card (MMC), Secure Digital (SD),

and Secure Digital IO (SDIO) devices. The MMCSD Host Controller deals with MMC/SD/SDIO protocol at

transmission level, data packing, adding cyclic redundancy checks (CRCs), start/end bit insertion, and checking

for syntactical correctness.

For more details about MMCSD interfaces, see the corresponding MMC0 and MMC1 subsections within Signal

Descriptions and Detailed Description sections.

Note

Some operating modes require software configuration of the MMC DLL delay settings, as shown in

Table 7-66 and Table 7-75.

The modes which show a value of "Tuning" in the ITAPDLYSEL column of Table 7-66 and Table 7-75

require a tuning algorithm to be used for optimizing input timing. Refer to the MMCSD Programming

Guide in the device TRM for more information on the tuning algorithm and configuration of input

delays required to optimize input timing.

For more information, see Multi-Media Card/Secure Digital (MMCSD) Interface section in Peripherals chapter in

the device TRM.

7.10.5.12.1 MMC0 - eMMC Interface

MMC0 interface is compliant with the JEDEC eMMC electrical standard v5.1 (JESD84-B51) and supports the

following eMMC applications:

• Legacy speed

• High speed SDR

• High speed DDR

• HS200

Table 7-66 presents the required DLL software configuration settings for MMC0 timing modes.

Table 7-66. MMC0 DLL Delay Mapping for all Timing Modes

MMCSD0_SS_PHY_CTRL_4_REG

MMCSD0_SS_PHY_CTRL_5_REG

BIT FIELD

[31:24]

[20]

[15:12]

[8]

[4:0]

[17:16]

[10:8]

[2:0]

BIT FIELD NAME

STRBSEL

OTAPDLYENA

OTAPDLYSEL

ITAPDLYENA

ITAPDLYSEL

SELDLYTXCLK

SELDLYRXCLK

FRQSEL

CLKBUFSEL

MODE

DESCRIPTION

STROBE

DELAY

OUTPUT

DELAY

ENABLE

OUTPUT

DELAY

VALUE

INPUT

DELAY

ENABLE

INPUT

DELAY

VALUE

DLL

DELAY CHAIN

SELECT

DLL REF

FREQUENCY

DELAY

BUFFER

DURATION

Legacy

SDR

8-bit PHY

operating 1.8 V,

25 MHz

0x0

NA(1)

0x1

0x10

0x1

0x0

0x7

High

Speed

SDR

8-bit PHY

operating 1.8 V,

50 MHz

0x0

NA(1)

0x1

0xA

0x1

0x0

0x7

High

Speed

DDR

8-bit PHY

operating 1.8 V,

50 MHz

0x0

0x1

0x6

0x1

0x3

0x0

0x4

0x7

HS200

8-bit PHY

operating 1.8 V,

200 MHz

0x0

0x1

0x7

0x1

Tuning(2)

0x0

0x7

(1)

NA means Not Applicable

(2)

Tuning means this mode requires a tuning algorithm to optimize input timing

Table 7-67 presents timing conditions for MMC0.

www.ti.com

AM2434, AM2432, AM2431

SPRSP65D – APRIL 2021 – REVISED AUGUST 2022

Submit Document Feedback

195

Product Folder Links: AM2434 AM2432 AM2431

AM2434...ALV Scheda tecnica(PDF) 195 Page - Texas Instruments

AM2434...ALV Scheda tecnica(HTML) 195 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL