Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

LSM6DSV Scheda tecnica(PDF) 128 Page - STMicroelectronics

Il numero della parte LSM6DSV
Spiegazioni elettronici  iNEMO inertial module: always-on 3-axis accelerometer and 3-axis gyroscope
PDF  187 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LSM6DSV Scheda tecnica(HTML) 128 Page - STMicroelectronics

Back Button LSM6DSV Datasheet HTML 124Page - STMicroelectronics LSM6DSV Datasheet HTML 125Page - STMicroelectronics LSM6DSV Datasheet HTML 126Page - STMicroelectronics LSM6DSV Datasheet HTML 127Page - STMicroelectronics LSM6DSV Datasheet HTML 128Page - STMicroelectronics LSM6DSV Datasheet HTML 129Page - STMicroelectronics LSM6DSV Datasheet HTML 130Page - STMicroelectronics LSM6DSV Datasheet HTML 131Page - STMicroelectronics LSM6DSV Datasheet HTML 132Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 128 / 187 page
background image
13.17
INT_ACK_MASK (4Bh)
Reset status register (R/W)
Table 284. INT_ACK_MASK register
IACK_
MASK7
IACK_
MASK6
IACK_
MASK5
IACK_
MASK4
IACK_
MASK3
IACK_
MASK2
IACK_
MASK1
IACK_
MASK0
Table 285. INT_ACK_MASK register description
IACK_MASK7
If set to 1, when reading the EMB_FUNC_STATUS (12h) / EMB_FUNC_STATUS_MAINPAGE (49h)
and FSM_STATUS (13h) / FSM_STATUS_MAINPAGE (4Ah) registers in latched mode (when the
EMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h) register), bit 7 of the status register is not reset.
When this bit is set to 0, bit 7 of the status register is reset. Default value: 0
IACK_MASK6
If set to 1, when reading the EMB_FUNC_STATUS (12h) / EMB_FUNC_STATUS_MAINPAGE (49h)
and FSM_STATUS (13h) / FSM_STATUS_MAINPAGE (4Ah) registers in latched mode (when the
EMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h) register), bit 6 of the status register is not reset.
When this bit is set to 0, bit 6 of the status register is reset. Default value: 0
IACK_MASK5
If set to 1, when reading the EMB_FUNC_STATUS (12h) / EMB_FUNC_STATUS_MAINPAGE (49h)
and FSM_STATUS (13h) / FSM_STATUS_MAINPAGE (4Ah) registers in latched mode (when the
EMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h) register), bit 5 of the status register is not reset.
When this bit is set to 0, bit 5 of the status register is reset. Default value: 0
IACK_MASK4
If set to 1, when reading the EMB_FUNC_STATUS (12h) / EMB_FUNC_STATUS_MAINPAGE (49h)
and FSM_STATUS (13h) / FSM_STATUS_MAINPAGE (4Ah) registers in latched mode (when the
EMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h) register), bit 4 of the status register is not reset.
When this bit is set to 0, bit 4 of the status register is reset. Default value: 0
IACK_MASK3
If set to 1, when reading the EMB_FUNC_STATUS (12h) / EMB_FUNC_STATUS_MAINPAGE (49h)
and FSM_STATUS (13h) / FSM_STATUS_MAINPAGE (4Ah) registers in latched mode (when the
EMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h) register), bit 3 of the status register is not reset.
When this bit is set to 0, bit 3 of the status register is reset. Default value: 0
IACK_MASK2
If set to 1, when reading the EMB_FUNC_STATUS (12h) / EMB_FUNC_STATUS_MAINPAGE (49h)
and FSM_STATUS (13h) / FSM_STATUS_MAINPAGE (4Ah) registers in latched mode (when the
EMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h) register), bit 2 of the status register is not reset.
When this bit is set to 0, bit 2 of the status register is reset. Default value: 0
IACK_MASK1
If set to 1, when reading the EMB_FUNC_STATUS (12h) / EMB_FUNC_STATUS_MAINPAGE (49h)
and FSM_STATUS (13h) / FSM_STATUS_MAINPAGE (4Ah) registers in latched mode (when the
EMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h) register), bit 1 of the status register is not reset.
When this bit is set to 0, bit 1 of the status register is reset. Default value: 0
IACK_MASK0
If set to 1, when reading the EMB_FUNC_STATUS (12h) / EMB_FUNC_STATUS_MAINPAGE (49h)
and FSM_STATUS (13h) / FSM_STATUS_MAINPAGE (4Ah) registers in latched mode (when the
EMB_FUNC_LIR bit is set to 1 in the PAGE_RW (17h) register), bit 0 of the status register is not reset.
When this bit is set to 0, bit 0 of the status register is reset. Default value: 0
LSM6DSV
INT_ACK_MASK (4Bh)
DS13476 - Rev 2
page 128/187



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com