TDA4VE...ALZQ1 datasheet(111/251 Pages) TI

111 / 251 page

Note

The UFS interface electrical characteristics are compliant with MIPI M-PHY Specification v3.1,

February 17, 2014.

Note

The DP interface electrical characteristics are compliant with the VESA DisplayPort (DP) Standard v

1.4 February 23, 2016.

Note

The eDP interface electrical characteristics are compliant with the VESA Embedded DisplayPort

(eDP) Standard v1.4b October 23, 2015.

7.6.13 DDR0 Electrical Characteristics

Note

The DDR interface is compatible with JESD209-4B standard compliant LPDDR4 SDRAM devices.

7.7 VPP Specifications for One-Time Programmable (OTP) eFuses

This section specifies the operating conditions required for programming the OTP eFuses and is applicable only

for High-Security Devices.

7.7.1 Recommended Operating Conditions for OTP eFuse Programming

over operating free-air temperature range (unless otherwise noted)

PARAMETER

DESCRIPTION

MIN

NOM

MAX

UNIT

VDD_CORE

Supply voltage range for the core domain

during OTP operation; OPP NOM (BOOT)

See Recommended Operating Conditions

VDD_MCU

Supply voltage range for the core domain

during OTP operation; OPP NOM (BOOT)

See Recommended Operating Conditions

VPP_CORE

Supply voltage range for the eFuse ROM

domain during normal operation

N/A(2)

Supply voltage range for the eFuse ROM

domain during OTP programming(1)

1.71

1.8

1.89

VPP_MCU

Supply voltage range for the eFuse ROM

domain during normal operation

N/A(2)

Supply voltage range for the eFuse ROM

domain during OTP programming(1)

1.71

1.8

1.89

(1)

Supply voltage range includes DC errors and peak-to-peak noise. TI power management solutions TLV70018-Q1 from the TLV707x

family meet the supply voltage range needed for VPP_CORE and VPP_MCU.

(2)

N/A stands for Not Applicable.

7.7.2 Hardware Requirements

The following hardware requirements must be met when programming keys in the OTP eFuses:

• The VPP_CORE and VPP_MCU power supplies must be disabled when not programming OTP registers.

• The VPP_CORE and VPP_MCU power supplies must be ramped up after the proper device power-up

sequence (for more details, see Power Supply Sequencing).

7.7.3 Programming Sequence

Programming sequence for OTP eFuses:

www.ti.com

TDA4VE-Q1, TDA4AL-Q1, TDA4VL-Q1

SPRSP62 – DECEMBER 2022

Submit Document Feedback

111

Product Folder Links: TDA4VE-Q1 TDA4AL-Q1 TDA4VL-Q1

TDA4VE...ALZQ1 Scheda tecnica(PDF) 111 Page - Texas Instruments

TDA4VE...ALZQ1 Scheda tecnica(HTML) 111 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL