TDA4VE...ALZQ1 datasheet(203/251 Pages) TI

203 / 251 page

Table 7-56. MCU_SPI1 IOSET

Signals

IOSET1

IOSET2

BALL NAME

MUX

BALL NAME

MUX

MCU_SPI1_CLK

MCU_SPI1_D0

MCU_SPI1_D1

MCU_SPI1_CS0

MCU_SPI1_CS1

MCU_OSPI1_D1

WKUP_GPIO0_13

MCU_SPI1_CS2

MCU_OSPI1_D2

WKUP_GPIO0_15

For more information, see Multichannel Serial Peripheral Interface (MCSPI) section in Peripherals chapter in the

device TRM.

7.10.5.17 MMCSD

The MMCSD Host Controller provides an interface to embedded Multi-Media Card (MMC), Secure Digital (SD),

and Secure Digital IO (SDIO) devices. The MMCSD Host Controller deals with MMC/SD/SDIO protocol at

transmission level, data packing, adding cyclic redundancy checks (CRCs), start/end bit insertion, and checking

for syntactical correctness.

For more details about MMCSD interfaces, see the corresponding MMC0, MMC1, and MMC2 sections within

Signal Descriptions and Detailed Description.

Note

Some operating modes require software configuration of the MMC DLL delay settings, as shown in

Table 7-57 and Table 7-67.

For more information, see Multi-Media Card/Secure Digital (MMCSD) Interface section in Peripherals chapter in

the device TRM.

7.10.5.17.1 MMC0 - eMMC Interface

MMC0 interface is compliant with the JEDEC eMMC electrical standard v5.1 (JESD84-B51) and it supports the

following eMMC applications:

• Legacy speed

• High speed SDR

• High speed DDR

• High Speed HS200

• High Speed HS400

Table 7-57 presents the required DLL software configuration settings for MMC0 timing modes.

Table 7-57. MMC0 DLL Delay Mapping for All Timing Modes

MMCSD0_SS_PHY_CTRL_4_REG

MMCSD0_SS_PHY_CTRL_5_REG

BIT FIELD

[31:24]

[20]

[15:12]

[8]

[4:0]

[17:16]

[10:8]

[2:0]

BIT FIELD NAME

STRBSEL

OTAPDLYENA

OTAPDLYSEL

ITAPDLYENA

ITAPDLYSEL

SELDLYTXCLK

SELDLYRXCLK

FRQSEL

CLKBUFSEL

MODE

DESCRIPTION

STROBE

DELAY

OUTPUT

DELAY

ENABLE

OUTPUT

DELAY

VALUE

INPUT

DELAY

ENABLE

INPUT

DELAY

VALUE

DLL/

DELAY CHAIN

SELECT

DLL REF

FREQUENCY

DELAY

BUFFER

DURATION

Legacy

SDR

8-bit PHY

operating 1.8 V,

25 MHz

0x0

0x1

0x10

0x1

0x0

0x7

High

Speed

SDR

8-bit PHY

operating 1.8 V,

50 MHz

0x0

0x1

0xA

0x1

0x0

0x7

www.ti.com

TDA4VE-Q1, TDA4AL-Q1, TDA4VL-Q1

SPRSP62 – DECEMBER 2022

Submit Document Feedback

203

Product Folder Links: TDA4VE-Q1 TDA4AL-Q1 TDA4VL-Q1

TDA4VE...ALZQ1 Scheda tecnica(PDF) 203 Page - Texas Instruments

TDA4VE...ALZQ1 Scheda tecnica(HTML) 203 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL