AM69AX datasheet(186/299 Pages) TI

186 / 299 page

7.10.5.2 CPSW2G

For more details about features and additional description information on the device Gigabit Ethernet MAC, see

the corresponding sections within Signal Descriptions and Detailed Description.

7.10.5.2.1 CPSW2G MDIO Interface Timings

Table 7-26 represents CPSW2G timing conditions.

Table 7-26. CPSW2G MDIO Timing Conditions

PARAMETER

DESCRIPTION

MIN

MAX

UNIT

INPUT CONDITIONS

SRI

Input signal slew rate

0.9

3.6

V/ns

OUTPUT CONDITIONS

Output load capacitance

470

Table 7-27, Table 7-28, and Figure 7-35 present timing requirements for MDIO.

Table 7-27. CPSW2G MDIO Timing Requirements

NO.

MIN

MAX

UNIT

MDIO1 tsu(mdioV-mdcH)

Setup time, MDIO[x]_MDIO valid before MDIO[x]_MDC high

MDIO2 th(mdcH-mdioV)

Hold time, MDIO[x]_MDIO valid after MDIO[x]_MDC high

Table 7-28. CPSW2G MDIO Switching Characteristics

NO.

PARAMETER

MIN

MAX

UNIT

MDIO3 tc(mdc)

Cycle time, MDIO[x]_MDC

400

MDIO4 tw(mdcH)

Pulse Duration, MDIO[x]_MDC high

160

MDIO5 tw(mdcL)

Pulse Duration, MDIO[x]_MDC low

160

MDIO7 td(mdcL-mdioV)

Delay time, MDIO[x]_MDC low to MDIO[x]_MDIO valid

–150

150

MDIO3

MDIO1

MDIO2

MDIO7

MDIO4

MDIO5

MDIO[x]_MDC

MDIO[x]_MDIO

(input)

MDIO[x]_MDIO

(output)

CPSW2G_MDIO_TIMING_01

Figure 7-35. CPSW2G MDIO Timing Requirements and Switching Characteristics

Note

x = 0 in MCU domain

AM69A

SPRSP92 – FEBRUARY 2023

www.ti.com

186

Submit Document Feedback

Product Folder Links: AM69A

AM69AX Scheda tecnica(PDF) 186 Page - Texas Instruments

AM69AX Scheda tecnica(HTML) 186 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL