Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

STM32U595AI Scheda tecnica(PDF) 301 Page - STMicroelectronics

Il numero della parte STM32U595AI
Spiegazioni elettronici  Ultra-low-power Arm® Cortex®-M33 32-bit MCUTrustZone®FPU,240 DMIPS, up to 4 MB Flash, 2.5 MB SRAM, LTDC, MIPI® DSI
PDF  377 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32U595AI Scheda tecnica(HTML) 301 Page - STMicroelectronics

Back Button STM32U595AI Datasheet HTML 297Page - STMicroelectronics STM32U595AI Datasheet HTML 298Page - STMicroelectronics STM32U595AI Datasheet HTML 299Page - STMicroelectronics STM32U595AI Datasheet HTML 300Page - STMicroelectronics STM32U595AI Datasheet HTML 301Page - STMicroelectronics STM32U595AI Datasheet HTML 302Page - STMicroelectronics STM32U595AI Datasheet HTML 303Page - STMicroelectronics STM32U595AI Datasheet HTML 304Page - STMicroelectronics STM32U595AI Datasheet HTML 305Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 301 / 377 page
background image
DS13633 Rev 1
301/377
STM32U59xxx
Electrical characteristics
343
5.3.31
LCD-TFT controller (LTDC) characteristics
Unless otherwise specified, the parameters given in the table below are derived from tests
performed under the ambient temperature, fHCLK frequency and VDD supply voltage
summarized in Table 32, with the following configuration:
•
LCD_CLK polarity: high
•
LCD_DE polarity: low
•
LCD_VSYNC and LCD_HSYNC polarity: high
•
Pixel formats: 24 bits
•
Output speed set to OSPEEDRy[1:0] = 10
•
Capacitive load CL = 30 pF
•
Measurement points done at 0.5 × VDD level
•
I/O compensation cell activated
•
HSLV activated when VDD ≤ 2.7 V
•
Voltage scaling range 1
Table 114. LTDC characteristics(1)
Symbol
Parameter
Conditions
Min
Max
Unit
fCLK
LTDC clock output
frequency
2.7 V ≤ VDD ≤ 3.6 V, CL = 20 pF
-
116
MHz
2.7 V ≤ VDD ≤ 3.6 V
100
1.71 V ≤ VDD ≤ 3.6 V
66.5
DCLK
LTDC clock output duty cycle
45
55
%
tW(CLKH)
tW(CLKL)
Clock High time, low time
tW(CLK)/2 - 0.5
tW(CLK)/2 + 0.5
ns
tV(DATA)
Data output valid
time
2.7 V ≤ VDD ≤ 3.6 V
-
2.5
1.71 V ≤ VDD ≤ 3.6 V
7.5
tH(DATA)
Data output hold time
0.5
-
tV(HSYNC)
tV(VSYNC)
tV(DE)
HSYNC/VSYNC/DE output valid time
-
3
tH(HSYNC)
tH(VSYNC)
tH(DE)
HSYNC/VSYNC/DE output hold time
1.5
-
1. Evaluated by characterization. Not tested in production.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com