MPC8280 datasheet(229/1386 Pages) FREESCALE

229 / 1386 page

Reset

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

5-5

NOTE

The reset status register accumulates reset events. For example, because

software watchdog expiration results in a hard reset, which in turn results in

a soft reset, RSR[SWRS], RSR[ESRS] and RSR[EHRS] are all set after a

software watchdog reset.

5.3

Reset Mode Register (RMR)

The reset mode register (RMR), shown in Figure 5-3, is memory-mapped into the SIU register map.

ESRS

External soft reset status. When an external soft reset event is detected, ESRS is set and it remains

that way until software clears it. ESRS is cleared by writing a 1 to it (writing zero has no effect).

0 No external soft reset event has occurred

1 An external soft reset event has occurred

EHRS

External hard reset status. When an external hard reset event is detected, EHRS is set and it

remains set until software clears it. EHRS is cleared by writing a 1 (writing zero has no effect).

0 No external hard reset event has occurred

1 An external hard reset event has occurred

Field

—

R/W

Reset

0000_0000_0000_0000

Addr

0x10C94

Field

—

CSRE

R/W

Reset

0000_0000_0000_0000

Addr

0x10C96

Figure 5-3. Reset Mode Register (RMR)

Table 5-3. RSR Field Descriptions (continued)

Bits

Name

Function

MPC8280 Scheda tecnica(PDF) 229 Page - Freescale Semiconductor, Inc

MPC8280 Scheda tecnica(HTML) 229 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL