KSZ9567R datasheet(141/233 Pages) MICROCHIP

141 / 233 page

 2022 Microchip Technology Inc. and its subsidiaries

DS00002329E-page 141

KSZ9567R

Note 5-4

The default value of this field is determined by the associated configuration strap value. Refer to

Section 3.2.1, "Configuration Straps," on page 16 for additional information.

5.2.2.2

PHY Basic Status Register

PHY register 0x01.

Collision Test

1 = Enable COL test

0 = Disable COL test

R/W

Speed Select (MSB)

This bit is ignored if auto-negotiation is enabled (bit 12 in this register).

Bits [6, 13]

11 = Reserved

10 = 1000 Mb/s

01 = 100 Mb/s

00 = 10 Mb/s

R/W

Note 5-4

5:0

RESERVED

0x00

Address:

0xN102 - 0xN103

Port N: 1-5

Size:

16 bits

Bits

Description

Type

Default

100BASE-T4

0 = PHY is not 100BASE-T4 capable

100BASE-TX Full Duplex

1 = PHY is 100BASE-TX full-duplex capable

100BASE-TX Half Duplex

1 = PHY is 100BASE-TX half-duplex capable

10 Mb/s Full Duplex

1 = PHY is 10 Mb/s full-duplex capable

10 Mb/s Half Duplex

1 = PHY is 10 Mb/s half-duplex capable

10:9

RESERVED

00b

Extended Status

1 = PHY Extended Status Register contains extended status information.

RESERVED

MF Preamble Suppression

1 = PHY will accept management frames with preamble suppressed

Auto-negotiation Complete

1 = Auto-negotiation process is complete

0 = Auto-negotiation process is not complete

Bits

Description

Type

Default

KSZ9567R Scheda tecnica(PDF) 141 Page - Microchip Technology

KSZ9567R Scheda tecnica(HTML) 141 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL