Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

ST72F521 Scheda tecnica(PDF) 132 Page - STMicroelectronics

Il numero della parte ST72F521
Spiegazioni elettronici  80/64-PIN 8-BIT MCU WITH 32 TO 60K FLASH/ROM, ADC, FIVE TIMERS, SPI, SCI, I2C, CAN INTERFACE
PDF  215 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72F521 Scheda tecnica(HTML) 132 Page - STMicroelectronics

Back Button ST72F521 Datasheet HTML 128Page - STMicroelectronics ST72F521 Datasheet HTML 129Page - STMicroelectronics ST72F521 Datasheet HTML 130Page - STMicroelectronics ST72F521 Datasheet HTML 131Page - STMicroelectronics ST72F521 Datasheet HTML 132Page - STMicroelectronics ST72F521 Datasheet HTML 133Page - STMicroelectronics ST72F521 Datasheet HTML 134Page - STMicroelectronics ST72F521 Datasheet HTML 135Page - STMicroelectronics ST72F521 Datasheet HTML 136Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 132 / 215 page
background image
ST72F521, ST72521B
132/215
CONTROLLER AREA NETWORK (Cont’d)
10.8.3.3 Modes of Operation
The CAN Core unit assumes one of the seven
states described below:
– STANDBY. Standby mode is entered either on a
chip reset or on resetting the RUN bit in the Con-
trol/Status Register (CSR). Any on-going trans-
mission or reception operation is not interrupted
and completes normally before the Bit Time Log-
ic and the clock prescaler are turned off for mini-
mum power consumption. This state is signalled
by the RUN bit being read-back as 0.
Once in standby, the only event monitored is the
reception of a dominant bit which causes a wake-
up interrupt if the SCIE bit of the Interrupt Control
Register (ICR) is set.
The STANDBY mode is left by setting the RUN
bit. If the WKPS bit is set in the CSR register,
then the controller passes through WAKE-UP
otherwise it enters RESYNC directly.
It is important to note that the wake-up mecha-
nism is software-driven and therefore carries a
significant time overhead. All messages received
after the wake-up bit and before the controller is
set to run and has completed synchronization
are ignored.
Note: Standby mode is not entered on resetting
the RUN bit in the Control/Status register (CSR) if
the CANRX pin is shorted to GND.
– WAKE-UP. The CAN bus line is forced to domi-
nant for one bit time signalling the wake-up con-
dition to all other bus members.
Figure 70. CAN Controller State Diagram
n
STANDBY
RESYNC
WAKE-UP
RECEPTION
TRANSMISSION
ERROR
IDLE
ARESET
RUN
RUN & WKPS
RUN & WKPS
FSYN & BOFF & 11 Recessive bits |
(FSYN | BOFF) & 128 * 11 Recessive bits
RUN
Write to DATA7 |
TX Error & NRTX
Start Of Frame
Arbitration lost
TX Error
RX Error
TX OK
RX OK
BOFF
BOFF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com