 |
Motore di ricerca datesheet componenti elettronici |
|
|
Motore di ricerca datesheet componenti elettronici |
|
ST10F271 Scheda tecnica(PDF) 165 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F271 Scheda tecnica(HTML) 165 Page - STMicroelectronics |
|
|
165 / 173 page  ST10F271 Electrical characteristics 165/173 1. Partially tested, guaranteed by design characterization. Figure 59. External bus arbitration (releasing the bus) 1. The ST10F271 will complete the currently running bus cycle before granting bus access. 2. This is the first possibility for BREQ to become active. 3. The CS outputs will be resistive high (pull-up) after t64. Table 80. External bus arbitration timings Symbol Parameter FCPU = 40 MHz TCL = 12.5 ns Variable CPU Clock 1/2 TCL = 1 to 64MHz min. max. min. max. t61 SR HOLD input setup time to CLKOUT 18.5–18.5– ns t62 CC CLKOUT to HLDA high or BREQ low delay – 12.5 – 12.5 ns t63 CC CLKOUT to HLDA low or BREQ high delay – 12.5 – 12.5 ns t64 CC CSx release 1) –20 – 20 ns t65 CC CSx drive – 415– 415 ns t66 CC Other signals release 1) –20 – 20 ns t67 CC Other signals drive – 4 15 – 4 15 ns t61 t63 t66 1) t64 1) 2) t62 3) CLKOUT HOLD HLDA BREQ Others CSx (P6.x) |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Italian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
