STM32H523VCU6 datasheet(161/228 Pages) STMICROELECTRONICS

161 / 228 page

DS14540 Rev 1

161/228

STM32H523xx

Electrical characteristics

197

Figure 34. OCTOSPI timing diagram - DTR mode

VODr(CLK

)

(5)

CLK, NCLK crossing level on

CLK rising edge

VDD = 1.8 V

1000

1080

VODf(CLK

)

(5)

CLK, NCLK crossing level on

CLK falling edge

VDD = 1.8 V

930

1040

tw(CS)

Chip select high time

3 * t(CLK)

tv(DQ)

Data input valid time

tv(DS)

Data strobe input valid time

th(DS)

Data strobe input hold time

tv(RWDS) Data strobe output valid time

3 * t(CLK)

tsr(DQ),

tsf(DQ)

Data input setup time

-0.5

thr(DQ),

thf(DQ)

Data input hold time

tvr(OUT)

tvf(OUT)

Data output valid time

DHQC = 0

2.5

3.5

DHQC = 1, all prescaler

values (except 0)

t(CLK)/4

+ 0.5

t(CLK)/4 + 1

thr(OUT)

thf(OUT)

Data output hold time

DHQC = 0

1.5

DHQC = 1, all prescaler

values (except 0)

t(CLK)/4 - 1

1. Evaluated by characterization - Not tested in production.

2. Delay block activated.

3. Maximum frequency value are given for a maximum RWDS to DQ skew of ± 1.0 ns.

4. DHQC must be set to reach the mentioned frequency.

5. PF10/PB5, PB4/PB5 and PA3/PB5 are recommended to be in line with crossing specification.

Table 84. OCTOSPI characteristics in DTR mode (with DQS) / hyperbus(1)(2) (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

MSv36879V4

Data output

Clock

Data input

t(CLK)

tw(CLKH)

tw(CLKL)

tr(CLK)

tf(CLK)

tsf(IN) thf(IN)

tvf(OUT)

thr(OUT)

tvr(OUT)

thf(OUT)

tsr(IN) thr(IN)

STM32H523VCU6 Scheda tecnica(PDF) 161 Page - STMicroelectronics

STM32H523VCU6 Scheda tecnica(HTML) 161 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL