| Motore di ricerca datesheet componenti elettronici |
|
STM32MP151AAA3 Scheda tecnica(PDF) 162 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32MP151AAA3 Scheda tecnica(HTML) 162 Page - STMicroelectronics |
|
162 / 245 page ![]() Electrical characteristics STM32MP151A 162/245 DS12500 Rev 1 In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 0.2. In particular: • The sum of the currents sourced by all the I/Os on VDD, plus the maximum Run mode consumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating ∑IVDD (see Table 11). • The sum of the currents sunk by all the I/Os on VSS plus the maximum Run mode consumption of the MCU sunk on VSS cannot exceed the absolute maximum rating ∑IVSS (see Table 11). Output voltage levels Unless otherwise specified, the parameters given in Table 49 are derived from tests performed under ambient temperature and VDD supply voltage conditions summarized in Table 13: General operating conditions. All I/Os are CMOS and TTL compliant. Table 49. Output voltage characteristics(1) Symbol Parameter Conditions(3) Min Max Unit VOL Output low level voltage CMOS port(2) IIO = 8 mA 2.0 V ≤ VDD ≤ 3.6 V -0.4 V VOH Output high level voltage CMOS port(2) IIO = -8 mA 2.0 V ≤ VDD ≤ 3.6 V VDD-0.4 - VOL(3) Output low level voltage TTL port(2) IIO = 8 mA 2.0 V ≤ VDD ≤ 3.6 V -0.4 VOH(3) Output high level voltage TTL port(2) IIO = -8 mA 2.0 V ≤ VDD ≤ 3.6 V 2.4 - VOL(3) Output low level voltage IIO = 20 mA 2.7 V ≤ VDD ≤ 3.6 V -1.3 VOH(3) Output high level voltage IIO = -20 mA 2.7 V ≤ VDD ≤ 3.6 V VDD-1.3 - VOL(3) Output low level voltage IIO = 4 mA 1.71 V ≤ VDD ≤ 3.6 V -0.45 VOH (3) Output high level voltage IIO = -4 mA 1.71 V ≤ VDD ≤ 3.6 V VDD-0.45 - VOLFM+(3) Output low level voltage for an FT_f IO pin in FM+ mode IIO = 20 mA 2.7 V ≤ VDD ≤ 3.6 V -0.4 IIO = 10 mA 1.71 V ≤ VDD ≤ 3.6 V -0.4 1. The IIO current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 10: Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ∑IIO. 2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52. 3. Guaranteed by design. |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |