HD6432351 datasheet(660/1025 Pages) RENESAS

660 / 1025 page

Section 14 Smart Card Interface

Rev. 3.00 Sep 15, 2006 page 626 of 988

REJ09B0330-0300

14.3.5

Clock

Only an internal clock generated by the on-chip baud rate generator can be used as the

transmit/receive clock for the smart card interface. The bit rate is set with BRR and the CKS1 and

CKS0 bits in SMR. The formula for calculating the bit rate is as shown below. Table 14.5 shows

some sample bit rates.

If clock output is selected by setting CKE0 to 1, a clock with a frequency of 372 times the bit rate

is output from the SCK pin.

B =

1488

× 22n

–1 × (N + 1)

× 106

Where: N = Value set in BRR (0

≤ N ≤ 255)

B = Bit rate (bit/s)

φ = Operating frequency (MHz)

n = See table 14.4

Table 14.4 Correspondence between n and CKS1, CKS0

CKS1

CKS0

Table 14.5 Examples of Bit Rate B (bit/s) for Various BRR Settings (When n = 0)

φφφφ (MHz)

10.00

10.714

13.00

14.285

16.00

18.00

20.00

13441

14400

17473

19200

21505

24194

26882

6720

7200

8737

9600

10753

12097

13441

4480

4800

5824

6400

7168

8065

8961

Note: Bit rates are rounded to the nearest whole number.

HD6432351 Scheda tecnica(PDF) 660 Page - Renesas Technology Corp

HD6432351 Scheda tecnica(HTML) 660 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL