HD64F2149YV datasheet(1068/1075 Pages) RENESAS

Il numero della parte	HD64F2149YV

Spiegazioni elettronici	Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series

PDF	1075 Pages

Scroll/Zoom	100%

Produttore elettronici	RENESAS [Renesas Technology Corp]

Homepage	http://www.renesas.com

Logo

1068 / 1075 page

Appendix E Timing of Transition to and Recovery from Hardware Standby Mode

Rev. 3.00 Jan 18, 2006 page 1040 of 1044

REJ09B0280-0300

Appendix E Timing of Transition to and Recovery from

Hardware Standby Mode

E.1

Timing of Transition to Hardware Standby Mode

(1) To retain RAM contents with the RAME bit set to 1 in SYSCR, drive the

RES signal low 10

system clock cycles before the

STBY signal goes low, as shown in figure E.1. RES must

remain low until

STBY signal goes low (minimum delay from STBY low to RES high: 0 ns).

STBY

RES

t2 ≥ 0 ns

t1 ≥ 10tcyc

Figure E.1 Timing of Transition to Hardware Standby Mode

(2) To retain RAM contents with the RAME bit cleared to 0 in SYSCR, or when RAM contents do

not need to be retained,

RES does not have to be driven low as in (1).

E.2

Timing of Recovery from Hardware Standby Mode

Drive the

RES signal low at least 100 ns before STBY goes high to execute a reset.

STBY

RES

tOSC1

≥ 100 ns

Figure E.2 Timing of Recovery from Hardware Standby Mode

HD64F2149YV Scheda tecnica(PDF) 1068 Page - Renesas Technology Corp