Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

H8S/2240 Scheda tecnica(PDF) 221 Page - Renesas Technology Corp

Il numero della parte H8S/2240
Spiegazioni elettronici  Renesas 16-Bit Single-Chip Microcomputer H8S Family / H8S/2200 Series
PDF  818 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8S/2240 Scheda tecnica(HTML) 221 Page - Renesas Technology Corp

Back Button H8S/2240 Datasheet HTML 217Page - Renesas Technology Corp H8S/2240 Datasheet HTML 218Page - Renesas Technology Corp H8S/2240 Datasheet HTML 219Page - Renesas Technology Corp H8S/2240 Datasheet HTML 220Page - Renesas Technology Corp H8S/2240 Datasheet HTML 221Page - Renesas Technology Corp H8S/2240 Datasheet HTML 222Page - Renesas Technology Corp H8S/2240 Datasheet HTML 223Page - Renesas Technology Corp H8S/2240 Datasheet HTML 224Page - Renesas Technology Corp H8S/2240 Datasheet HTML 225Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 221 / 818 page
background image
Section 7 Data Transfer Controller
Rev.3.00 Mar. 26, 2007 Page 179 of 772
REJ09B0355-0300
7.1.3
Register Configuration
Table 7.1 summarizes the DTC registers.
Table 7.1
DTC Registers
Name
Abbreviation
R/W
Initial Value
Address*
1
DTC mode register A
MRA
—*
2
Undefined
—*
3
DTC mode register B
MRB
—*
2
Undefined
—*
3
DTC source address register
SAR
—*
2
Undefined
—*
3
DTC destination address register
DAR
—*
2
Undefined
—*
3
DTC transfer count register A
CRA
—*
2
Undefined
—*
3
DTC transfer count register B
CRB
—*
2
Undefined
—*
3
DTC enable registers
DTCER
R/W
H'00
H'FF30 to H'FF35
DTC vector register
DTVECR
R/W
H'00
H'FF37
Module stop control register
MSTPCR
R/W
H'3FFF
H'FF3C
Notes: 1. Lower 16 bits of the address.
2. Registers within the DTC cannot be read or written to directly.
3. Register information is located in on-chip RAM addresses H'F800 to H'FBFF. It cannot
be located in external space. When the DTC is used, do not clear the RAME bit in
SYSCR to 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com