| Motore di ricerca datesheet componenti elettronici |
|
H8S/2240 Scheda tecnica(PDF) 221 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2240 Scheda tecnica(HTML) 221 Page - Renesas Technology Corp |
|
221 / 818 page ![]() Section 7 Data Transfer Controller Rev.3.00 Mar. 26, 2007 Page 179 of 772 REJ09B0355-0300 7.1.3 Register Configuration Table 7.1 summarizes the DTC registers. Table 7.1 DTC Registers Name Abbreviation R/W Initial Value Address* 1 DTC mode register A MRA —* 2 Undefined —* 3 DTC mode register B MRB —* 2 Undefined —* 3 DTC source address register SAR —* 2 Undefined —* 3 DTC destination address register DAR —* 2 Undefined —* 3 DTC transfer count register A CRA —* 2 Undefined —* 3 DTC transfer count register B CRB —* 2 Undefined —* 3 DTC enable registers DTCER R/W H'00 H'FF30 to H'FF35 DTC vector register DTVECR R/W H'00 H'FF37 Module stop control register MSTPCR R/W H'3FFF H'FF3C Notes: 1. Lower 16 bits of the address. 2. Registers within the DTC cannot be read or written to directly. 3. Register information is located in on-chip RAM addresses H'F800 to H'FBFF. It cannot be located in external space. When the DTC is used, do not clear the RAME bit in SYSCR to 0. |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |