H8SXSLASH1663M datasheet(1287/1504 Pages) RENESAS

1287 / 1504 page

Section 28 Power-Down Modes

Rev. 2.00 Sep. 24, 2008 Page 1255 of 1468

REJ09B0412-0200

28.2.8

Deep Standby Interrupt Edge Register (DPSIEGR)

DPSIEGR selects the rising or falling edge to clear deep software standby mode.

DPSIEGR is not initialized by the internal reset signal upon exit from deep software standby

mode.

Bit

Bit name

Initial value:

R/W:

DNMIEG

R/W



R/W



R/W



R/W

DIRQ3EG

R/W

DIRQ2EG

R/W

DIRQ1EG

R/W

DIRQ0EG

R/W

Bit

Bit Name

Initial

Value

R/W

Module

DNMIEG

R/W

NMI Edge Select

Selects the active edge for NMI pin input.

0: The interrupt request is generated by a falling edge.

1: The interrupt request is generated by a rising edge.

6 to 4



All 0

R/W

Reserved

These bits are always read as 0. The write value should

always be 0.

DIRQ3EG

R/W

IRQ3 Interrupt Edge Select

Selects the active edge for IRQ3-A pin input.

0: The interrupt request is generated by a falling edge.

1: The interrupt request is generated by a rising edge.

DIRQ2EG

R/W

IRQ2 Interrupt Edge Select

Selects the active edge for IRQ2-A pin input.

0: The interrupt request is generated by a falling edge.

1: The interrupt request is generated by a rising edge.

DIRQ1EG

R/W

IRQ1 Interrupt Edge Select

Selects the active edge for IRQ1-A pin input.

0: The interrupt request is generated by a falling edge.

1: The interrupt request is generated by a rising edge.

H8SX/1663M Scheda tecnica(PDF) 1287 Page - Renesas Technology Corp

H8SX/1663M Scheda tecnica(HTML) 1287 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL