M16CSLASH62 datasheet(154/621 Pages) RENESAS

154 / 621 page

Clock asynchronous serial I/O (UART) mode

Mitsubishi microcomputers

M16C / 62 Group

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

139

(a) Function for outputting a parity error signal

With the error signal output enable bit (bit 7 of address 037D16) assigned “1”, you can output an “L”

level from the TxD2 pin when a parity error is detected. In step with this function, the generation timing

of a transmission completion interrupt changes to the detection timing of a parity error signal. Figure

1.19.23 shows the output timing of the parity error signal.

Figure 1.19.23. Output timing of the parity error signal

ST : Start bit

P : Even Parity

SP : Stop bit

Hi-Z

Transfer

clock

RxD2

TxD2

Receive

complete flag

“H”

“L”

“H”

“L”

“H”

“L”

“1”

• LSB first

“0”

(b) Direct format/inverse format

Connecting the SIM card allows you to switch between direct format and inverse format. If you choose

the direct format, D0 data is output from TxD2. If you choose the inverse format, D7 data is inverted

and output from TxD2.

Figure 1.19.24 shows the SIM interface format.

Figure 1.19.24. SIM interface format

P : Even parity

Transfer

clcck

TxD2

(direct)

TxD2

(inverse)

M16C/62 Scheda tecnica(PDF) 154 Page - Renesas Technology Corp

M16C/62 Scheda tecnica(HTML) 154 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL