| Motore di ricerca datesheet componenti elettronici |
|
ST7263BEx Scheda tecnica(PDF) 162 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7263BEx Scheda tecnica(HTML) 162 Page - STMicroelectronics |
|
162 / 186 page ![]() Electrical characteristics ST7263Bxx 162/186 Doc ID 7516 Rev 8 Table 77 gives the values to be written in the I2CCCR register to obtain the required I2C SCL line frequency. 13.11 8-bit ADC Subject to general operating conditions for VDD, fOSC, and TA unless otherwise specified. Table 77. SCL frequency(1)(2)(3)(4) fSCL (kHz) I2CCCR Value fCPU=4 MHz fCPU=8 MHz VDD = 4.1 V VDD = 5 V VDD = 4.1 V VDD = 5 V RP=3.3 kΩ RP=4.7 kΩ RP=3.3 kΩ RP=4.7 kΩ RP=3.3 kΩ RP=4.7 kΩ RP=3.3 kΩ RP=4.7 kΩ 400 NA NA NA NA 83h 83 83h 83h 300 NA NA NA NA 85h 85h 85h 85h 200 83h 83h 83h 83h 8Ah 89h 8Ah 8Ah 100 10h 10h 10h 10h 24h 23h 24h 23h 50 24h 24h 24h 24h 4Ch 4Ch 4Ch 4Ch 20 5Fh 5Fh 5Fh 5Fh FFh FFh FFh FFh 1. Legend: RP = External pull-up resistance; fSCL = I 2C speed; NA = not achievable. 2. The above variations depend on the accuracy of the external components used. 3. For speeds around 200 kHz, achieved speed can have ±5% tolerance. 4. For other speed ranges, achieved speed can have ±2% tolerance. Table 78. 8-bit ADC characteristics Symbol Parameter Conditions Min Typ(1) 1. Unless otherwise specified, typical data are based on TA=25°C and VDD-VSS=5V. Max Unit fADC ADC clock frequency - - 4 MHz VAIN Conversion range voltage(2) 2. When VDDA and VSSA pins are not available on the pinout, the ADC refer to VDD and VSS. VSSA -VDDA V RAIN External input resistor - - 10(3) 3. Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than 10k Ω). Data based on characterization results, not tested in production. κΩ CADC Internal sample and hold capacitor -6 - pF tSTAB Stabilization time after ADC enable fCPU=8 MHz, fADC=2 MHz 0(4) 4. The stabilization time of the AD converter is masked by the first tLOAD. The first conversion after the enable is then always valid. µs tADC Conversion time (Sample+Hold) 6 - Sample capacitor loading time - Hold conversion time 4 8 1/fADC |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |