SPMCK16Z4MPV20 datasheet(279/500 Pages) FREESCALE

279 / 500 page

M68HC16 Z SERIES

GENERAL-PURPOSE TIMER

USER’S MANUAL

11-15

Figure 11-5 Pulse Accumulator Block Diagram

In event counting mode, the counter increments each time a selected transition of the

pulse accumulator input (PAI) pin is detected. The maximum clocking rate is the sys-

tem clock divided by four.

In gated time accumulation mode a clock increments PACNT while the PAI pin is in

the active state. There are four possible clock sources.

Two bits in the TFLG2 register show pulse accumulator status. The pulse accumulator

flag (PAIF) indicates that a selected edge has been detected at the PAI pin. The pulse

accumulator overflow flag (PAOVF) indicates that the pulse accumulator count has

rolled over from $FF to $00. This can be used to extend the range of the counter be-

yond eight bits.

EDGE

DETECT

LOGIC

PACNT

8-BIT COUNTER

2:1

MUX

PAI

ENABLE

OVERFLOW

INTERRUPT

REQUESTS

INTERNAL

DATA BUS

SYNCHRONIZER

DIGITAL FILTER

PACTL

TFLG2

TMSK2

MUX

PCLK

TCNT OVERFLOW

CAPTURE/COMPARE CLK

PRESCALER 512

16/32 PULSE ACC BLOCK

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

SPMCK16Z4MPV20 Scheda tecnica(PDF) 279 Page - Freescale Semiconductor, Inc

SPMCK16Z4MPV20 Scheda tecnica(HTML) 279 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL