SPMCK16Z4MPV20 datasheet(327/500 Pages) FREESCALE

327 / 500 page

M68HC16 Z SERIES

ELECTRICAL CHARACTERISTICS

USER’S MANUAL

A-43

Table A-26 25.17-MHz ECLK Bus Timing

and V

DDSYN

= 5.0 Vdc

± 5%, V

= 0 Vdc, T

= T

to T

NOTES:

1. All AC timing is shown with respect to VIH/VIL levels unless otherwise noted.

Num

Characteristic

Symbol

Min

Max

Unit

ECLK Low to Address Valid2

2. When previous bus cycle is not an ECLK cycle, the address may be valid before ECLK goes low.

tEAD

—40

ECLK Low to Address Hold

tEAH

—

ECLK Low to CS Valid (CS Delay)

tECSD

—

100

ECLK Low to CS Hold

tECSH

—

CS Negated Width

tECSN

—

Read Data Setup Time

tEDSR

—

Read Data Hold Time

tEDHR

5—

ECLK Low to Data High Impedance

tEDHZ

—40

CS Negated to Data Hold (Read)

tECDH

0—

E10

CS Negated to Data High Impedance

tECDZ

—1

tcyc

E11

ECLK Low to Data Valid (Write)

tEDDW

—2

tcyc

E12

ECLK Low to Data Hold (Write)

tEDHW

5—

E13

CS Negated to Data Hold (Write)

tECHW

0—

E14

Address Access Time (Read)3

3. Address access time = tEcyc – tEAD – tEDSR.

tEACC

255

—

E15

Chip-Select Access Time (Read)4

4. Chip select access time = tEcyc – tECSD – tEDSR.

tEACS

195

—

E16

Address Setup Time

tEAS

—

1/2

tcyc

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

SPMCK16Z4MPV20 Scheda tecnica(PDF) 327 Page - Freescale Semiconductor, Inc

SPMCK16Z4MPV20 Scheda tecnica(HTML) 327 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL