AT90PWM2 datasheet(253/361 Pages) ATMEL

Il numero della parte	AT90PWM2

Spiegazioni elettronici	8-bit Microcontroller with 8K Bytes In-System Programmable Flash

PDF	361 Pages

Scroll/Zoom	100%

Produttore elettronici	ATMEL [ATMEL Corporation]

Homepage	http://www.atmel.com

Logo

253 / 361 page

253

4317J–AVR–08/10

AT90PWM2/3/2B/3B

As soon as a conversion is requested thanks to the ADSC bit, the Analog to Digital Conversion

is started. In case the amplifier output is modified during the sample phase of the ADC, the on-

going conversion is aborted and restarted as soon as the output of the amplifier is stable. This

ensure a fast response time. The only precaution to take is to be sure that the trig signal (PSC)

frequency is lower than ADCclk/4.

Figure 21-16. Amplifier synchronization timing diagram for AT90PWM2B/3B

With change on analog input signal

Figure 21-17. Amplifier synchronization timing diagram for AT90PWM2B/3B

ADSC is set when the amplifier output is changing due to the amplifier clock

switch.

Valid sample

Delta V

4th stable sample

Signal to be

measured

AMPLI_clk

(Sync Clock)

CK ADC

PSCn_ASY

PSC

Block

ADSC

ADC

Activity

ADC

Sampling

ADC

Conv

ADC

Sampling

ADC

Conv

ADCResult

Ready

ADCResult

Ready

AT90PWM2 Scheda tecnica(PDF) 253 Page - ATMEL Corporation