| Motore di ricerca datesheet componenti elettronici |
|
MB90F482BPF Scheda tecnica(PDF) 102 Page - fujitsu semiconductor |
|
|
|||||||||||||||||||||||||||||
MB90F482BPF Scheda tecnica(HTML) 102 Page - fujitsu semiconductor |
|
102 / 124 page ![]() MB90480B/485B Series 102 DS07-13722-11E (10) Extended I/O Serial Interface Timing (VCC = 2.7 V to 3.6 V, VSS = 0.0 V, TA = − 40 °C to + 85 °C) *1 : CL is the load capacitance applied to pins for testing. *2 : tCP is internal operating clock cycle time. Refer to “ (1) Clock Timing”. Notes : • The above rating is in CLK synchronous mode. • Values on this table are target values. Parameter Symbol Pin name Conditions Value Unit Remarks Min Max Serial clock cycle time tSCYC ⎯ Internal shift clock mode output pins : CL*1 = 80 pF + 1 TTL 8 tCP*2 ⎯ ns SCK ↓ → SOT delay time tSLOV ⎯ −80 + 80 ns −120 + 120 ns fCP = 8 MHz Valid SIN → SCK↑ tIVSH ⎯ 100 ⎯ ns 200 ⎯ ns fCP = 8 MHz SCK ↑ → valid SIN hold time tSHIX ⎯ tCP*2 ⎯ ns Serial clock “H” pulse width tSHSL ⎯ External shift clock mode output pins : CL*1 = 80 pF + 1 TTL 4 tCP*2 ⎯ ns Serial clock “L” pulse width tSLSH ⎯ 4 tCP*2 ⎯ ns SCK ↓ → SOT delay time tSLOV ⎯ ⎯ 150 ns ⎯ 200 ns fCP = 8 MHz Valid SIN → SCK↑ tIVSH ⎯ 60 ⎯ ns 120 ⎯ ns fCP = 8 MHz SCK ↑ → valid SIN hold time tSHIX ⎯ 60 ⎯ ns 120 ⎯ ns fCP = 8 MHz |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |