910GL datasheet(195/426 Pages) INTEL

195 / 426 page

Device 2 Function 1 (D2:F1) Configuration Registers

(Intel® 82915G/82915GV/82915GL/ 82910GL Only)

Datasheet

195

10.1.3

PCICMD2—PCI Command (D2:F1)

PCI Device:

Address Offset:

04h

Default Value:

0000h

Access:

RO, R/W

Size:

16 bits

This 16-bit register provides basic control over the IGD’s ability to respond to PCI cycles. The

PCICMD Register in the IGD disables the IGD PCI compliant master accesses to main memory.

Bit

Access &

Default

Description

15:10

Reserved

Fast Back-to-Back (FB2B): Not Implemented. Hardwired to 0.

SERR Enable (SERRE): Not Implemented. Hardwired to 0.

Address/Data Stepping Enable (ADSTEP): Not Implemented. Hardwired to 0.

Parity Error Enable (PERRE): Not Implemented. Hardwired to 0. Since the IGD

belongs to the category of devices that does not corrupt programs or data in

system memory or hard drives, the IGD ignores any parity error that it detects

and continues with normal operation.

VGA Palette Snoop Enable (VGASNOOP): This bit is hardwired to 0 to disable

snooping.

Memory Write and Invalidate Enable (MWIE): Hardwired to 0. The IGD does

not support memory write and invalidate commands.

Special Cycle Enable (SCE): This bit is hardwired to 0. The IGD ignores Special

cycles.

R/W

Bus Master Enable (BME):

0 = Disable

1 = Enable the IGD to function as a PCI compliant master.

R/W

Memory Access Enable (MAE): This bit controls the IGD’s response to memory

space accesses.

0 = Disable.

1 = Enable.

R/W

I/O Access Enable (IOAE): This bit controls the IGD’s response to I/O space

accesses.

0 = Disable.

1 = Enable.

910GL Scheda tecnica(PDF) 195 Page - Intel Corporation

910GL Scheda tecnica(HTML) 195 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL