OPTION_REG datasheet(176/222 Pages) MICROCHIP

176 / 222 page

MCP19111

DS22331A-page 176

 2013 Microchip Technology Inc.

27.5.13.1

Bus Collision During a Start

Condition

During a Start condition, a bus collision occurs if:

SDA or SCL are sampled low at the beginning of

the Start condition (Figure 27-25).

SCL is sampled low before SDA is asserted low

(Figure 27-26).

During a Start condition, both the SDA and the SCL

pins are monitored.

If the SDA pin is already low, or the SCL pin is already

low, then all of the following occur:

• the Start condition is aborted

• the BCLIF flag is set

•

the MSSP module is reset to its Idle state

(Figure 27-25).

The Start condition begins with the SDA and SCL pins

deasserted. When the SDA pin is sampled high, the

Baud Rate Generator is loaded and counts down. If the

SCL pin is sampled low while SDA is high, a bus

collision occurs because it is assumed that another

master is attempting to drive a data ‘1’ during the Start

condition.

If the SDA pin is sampled low during this count, the

BRG is reset and the SDA line is asserted early

(Figure 27-27). If, however, a ‘1’ is sampled on the SDA

pin, the SDA pin is asserted low at the end of the BRG

count. The Baud Rate Generator is then reloaded and

counts down to zero; if the SCL pin is sampled as ‘0’

during this time, a bus collision does not occur. At the

end of the BRG count, the SCL pin is asserted low.

FIGURE 27-25:

BUS COLLISION DURING START CONDITION (SDA ONLY)

Note:

The reason that bus collision is not a

factor during a Start condition is that no

two bus masters can assert a Start

condition

the

exact

same

time.

Therefore, one master will always assert

SDA before the other. This condition does

not cause a bus collision because the two

masters must be allowed to arbitrate the

first address following the Start condition.

If the address is the same, arbitration

must be allowed to continue into the data

portion,

Repeated

Start

Stop

conditions.

SDA

SCL

SEN

SDA sampled low before

SDA goes low before the SEN bit is set.

S bit and SSPIF set because

SSP module reset into Idle state.

SEN cleared automatically because of bus collision.

S bit and SSPIF set because

Set SEN, enable Start

condition if SDA = 1, SCL = 1

SDA = 0, SCL = 1.

BCLIF

SSPIF

SDA = 0, SCL = 1.

SSPIF and BCLIF are

cleared by software

SSPIF and BCLIF are

cleared by software

Set BCLIF,

Start condition. Set BCLIF.

OPTION_REG Scheda tecnica(PDF) 176 Page - Microchip Technology

OPTION_REG Scheda tecnica(HTML) 176 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL