Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

OPTION_REG Scheda tecnica(PDF) 181 Page - Microchip Technology

Il numero della parte OPTION_REG
Spiegazioni elettronici  Digitally Enhanced Power Analog Controller with Integrated Synchronous Driver
PDF  222 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  MICROCHIP [Microchip Technology]
Homepage  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

OPTION_REG Scheda tecnica(HTML) 181 Page - Microchip Technology

Back Button OPTION_REG Datasheet HTML 177Page - Microchip Technology OPTION_REG Datasheet HTML 178Page - Microchip Technology OPTION_REG Datasheet HTML 179Page - Microchip Technology OPTION_REG Datasheet HTML 180Page - Microchip Technology OPTION_REG Datasheet HTML 181Page - Microchip Technology OPTION_REG Datasheet HTML 182Page - Microchip Technology OPTION_REG Datasheet HTML 183Page - Microchip Technology OPTION_REG Datasheet HTML 184Page - Microchip Technology OPTION_REG Datasheet HTML 185Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 181 / 222 page
background image
 2013 Microchip Technology Inc.
DS22331A-page 181
MCP19111
27.6
BAUD RATE GENERATOR
The MSSP module has a Baud Rate Generator
available for clock generation in I2C Master mode. The
Baud Rate Generator (BRG) reload value is placed in
the SSPADD register (Register 27-7). When a write
occurs to SSPBUF, the Baud Rate Generator will
automatically begin counting down.
Once the given operation is complete, the internal clock
will automatically stop counting and the clock pin will
remain in its last state.
An internal signal “Reload” in Figure 27-32 triggers the
value from SSPADD to be loaded into the BRG counter.
This occurs twice for each oscillation of the module
clock line. The logic dictating when the reload signal is
asserted depends on the mode the MSSP is being
operated in.
Table 27-2
demonstrates
clock
rates
based
on
instruction cycles and the BRG value loaded into
SSPADD.
EQUATION 27-1:
FIGURE 27-32:
BAUD RATE GENERATOR BLOCK DIAGRAM
F
CLOCK
F
OSC
SSPADD
1
+
 4

----------------------------------------------
=
SSPM<3:0>
BRG Down Counter
SSPCLK
FOSC/2
SSPADD<7:0>
SSPM<3:0>
SCL
Reload
Control
Reload
Note: Values of 0x00, 0x01 and 0x02 are not valid
for SSPADD when used as a Baud Rate
Generator for I2C. This is an implementation
limitation.
TABLE 27-2:
MSSP CLOCK RATE W/BRG
FOSC
FCY
BRG Value
FCLOCK
(2 Rollovers of BRG)
8 MHz
2 MHz
04h
400 kHz(1)
8 MHz
2 MHz
0Bh
166 kHz
8 MHz
2 MHz
13h
100 kHz
Note 1:
The I2C interface does not conform to the 400 kHz I2C specification (which applies to rates greater than
100 kHz) in all details, but may be used with care where higher rates are required by the application.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com