PIC18F2525IP datasheet(175/412 Pages) MICROCHIP

175 / 412 page

DS39626E-page 173

PIC18F2525/2620/4525/4620

SSPCON2: MSSP CONTROL REGISTER 2 (I2C™ MODE)

R/W-0

GCEN

ACKSTAT

ACKDT(2)

ACKEN(1)

RCEN(1)

PEN(1)

RSEN(1)

SEN(1)

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7

GCEN: General Call Enable bit (Slave mode only)

= Enables interrupt when a general call address (0000h) is received in the SSPSR

= General call address disabled.

bit 6

ACKSTAT: Acknowledge Status bit (Master Transmit mode only)

= Acknowledge was not received from slave

= Acknowledge was received from slave

bit 5

ACKDT: Acknowledge Data bit (Master Receive mode only)(2)

= Not Acknowledge

= Acknowledge

bit 4

ACKEN: Acknowledge Sequence Enable bit (Master Receive mode only)(1)

= Initiates Acknowledge sequence on SDA and SCL pins and transmit ACKDT data bit. Automatically

cleared by hardware.

= Acknowledge sequence Idle

bit 3

RCEN: Receive Enable bit (Master mode only)(1)

= Enables Receive mode for I2C

= Receive Idle

bit 2

PEN: Stop Condition Enable bit (Master mode only)(1)

= Initiates Stop condition on SDA and SCL pins. Automatically cleared by hardware.

= Stop condition Idle

bit 1

RSEN: Repeated Start Condition Enable bit (Master mode only)(1)

= Initiates Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware.

= Repeated Start condition Idle

bit 0

SEN: Start Condition Enable/Stretch Enable bit(1)

In Master mode:

= Initiates Start condition on SDA and SCL pins. Automatically cleared by hardware.

= Start condition Idle

In Slave mode:

= Clock stretching is enabled for both slave transmit and slave receive (stretch enabled)

= Clock stretching is disabled

Note 1:

For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I2C module is not in the Idle mode, these bits may not be

set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive.

PIC18F2525IP Scheda tecnica(PDF) 175 Page - Microchip Technology

PIC18F2525IP Scheda tecnica(HTML) 175 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL