ADE7978 datasheet(111/120 Pages) AD

111 / 120 page

Data Sheet

ADE7978/ADE7933/ADE7932

Rev. 0 | Page 111 of 120

Table 49. COMPMODE Register (Address 0xE60E)

Bits

Bit Name

Default Value

Description

TERMSEL1[0]

0: Phase A is not included in the CF1 output calculations.

1: Phase A is included in the CF1 output calculations. Setting the TERMSEL1[2:0] bits to 111

specifies that the sum of all three phases is included in the CF1 output.

TERMSEL1[1]

0: Phase B is not included in the CF1 output calculations.

1: Phase B is included in the CF1 output calculations. Setting the TERMSEL1[2:0] bits to 111

specifies that the sum of all three phases is included in the CF1 output.

TERMSEL1[2]

0: Phase C is not included in the CF1 output calculations.

1: Phase C is included in the CF1 output calculations. Setting the TERMSEL1[2:0] bits to 111

specifies that the sum of all three phases is included in the CF1 output.

TERMSEL2[0]

0: Phase A is not included in the CF2 output calculations.

1: Phase A is included in the CF2 output calculations. Setting the TERMSEL2[2:0] bits to 111

specifies that the sum of all three phases is included in the CF2 output.

TERMSEL2[1]

0: Phase B is not included in the CF2 output calculations.

1: Phase B is included in the CF2 output calculations. Setting the TERMSEL2[2:0] bits to 111

specifies that the sum of all three phases is included in the CF2 output.

TERMSEL2[2]

0: Phase C is not included in the CF2 output calculations.

1: Phase C is included in the CF2 output calculations. Setting the TERMSEL2[2:0] bits to 111

specifies that the sum of all three phases is included in the CF2 output.

TERMSEL3[0]

0: Phase A is not included in the CF3 output calculations.

1: Phase A is included in the CF3 output calculations. Setting the TERMSEL3[2:0] bits to 111

specifies that the sum of all three phases is included in the CF3 output.

TERMSEL3[1]

0: Phase B is not included in the CF3 output calculations.

1: Phase B is included in the CF3 output calculations. Setting the TERMSEL3[2:0] bits to 111

specifies that the sum of all three phases is included in the CF3 output.

TERMSEL3[2]

0: Phase C is not included in the CF3 output calculations.

1: Phase C is included in the CF3 output calculations. Setting the TERMSEL3[2:0] bits to 111

specifies that the sum of all three phases is included in the CF3 output.

[10:9]

ANGLESEL[1:0]

00: delays between the voltages and currents of the same phase are measured.

01: delays between the phase voltages are measured.

10: delays between the phase currents are measured.

11: no delays are measured.

VNOMAEN

0: the apparent power on Phase A is computed normally by multiplying the voltage rms

value by the current rms value.

1: the apparent power on Phase A is computed by multiplying the phase rms current by an

rms voltage written to the VNOM register (Address 0xE533).

VNOMBEN

0: the apparent power on Phase B is computed normally by multiplying the voltage rms

value by the current rms value.

1: the apparent power on Phase B is computed by multiplying the phase rms current by an

rms voltage written to the VNOM register (Address 0xE533).

VNOMCEN

0: the apparent power on Phase C is computed normally by multiplying the voltage rms

value by the current rms value.

1: the apparent power on Phase C is computed by multiplying the phase rms current by an

rms voltage written to the VNOM register (Address 0xE533).

SELFREQ

0: ADE7978 is connected to a 50 Hz network.

1: ADE7978 is connected to a 60 Hz network.

Reserved

This bit is set to 0 by default and does not manage any functionality.

ADE7978 Scheda tecnica(PDF) 111 Page - Analog Devices

ADE7978 Scheda tecnica(HTML) 111 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL