LAN9500AI datasheet(151/213 Pages) MICROCHIP

Il numero della parte	LAN9500AI

Spiegazioni elettronici	LAN950x USB 2.0 to 10/100 Ethernet Controller

PDF	213 Pages

Scroll/Zoom	100%

Produttore elettronici	MICROCHIP [Microchip Technology]

Homepage	http://www.microchip.com

Logo

151 / 213 page

 2010 - 2015 Microchip Technology Inc.

DS00001875A-page 151

LAN950x

7.3.25

TRANSMIT FIFO LEVEL DEBUG REGISTER (DBG_TX_FIFO_LVL)

Address:

078h

Size:

32 bits

Bits

Description

Type

Default

31:28

RESERVED

27:16

TX FIFO Read Level (TXRDLVL)

This is a DWORD count defined as follows:

The count is increased by the number of DWORDs contained in the packet

after the ENTIRE packet has been written into the FIFO.

As a packet is read from the FIFO, it is decremented each time a DWORD

is read.

Note:

Rewinds not supported.

000h

15:12

RESERVED

11:0

TX FIFO Write Level (TXWRLVL)

This is a DWORD count defined as follows:

As a packet is written into the FIFO, it is incremented each time a DWORD

is written.

Whenever a COMPLETE packet has been read from the FIFO, it is

decreased by the number of DWORDs contained in the packet.

On rewind, it is decreased by the number of DWORDs of the packet that has

currently been transferred into the FIFO.

Note:

Write side rewinds are supported, i.e., if a USB packet is received

with an error, the packet is rewound out and re-received from the

host.

000h

LAN9500AI Scheda tecnica(PDF) 151 Page - Microchip Technology

LAN9500AI Scheda tecnica(HTML) 151 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL