STM32F479II datasheet(138/208 Pages) STMICROELECTRONICS

138 / 208 page

Electrical characteristics

STM32F479xx

138/208

DocID028010 Rev 2

SPI interface characteristics

Unless otherwise specified, the parameters given in Table 64 for the SPI interface are

derived from tests performed under the ambient temperature, fPCLKx frequency and VDD

supply voltage conditions summarized in Table 17, with the following configuration:

•

Output speed is set to OSPEEDRy[1:0] = 10

•

Capacitive load C = 30 pF

•

Measurement points are done at CMOS levels: 0.5 VDD

Refer to Section 5.3.20 for more details on the input/output alternate function characteristics

(NSS, SCK, MOSI, MISO for SPI).

1. Guaranteed based on test during characterization.

2. Spikes with widths below tAF(min) are filtered.

3. Spikes with widths above tAF(max) are not filtered

Table 64. SPI dynamic characteristics(1)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

fSCK

1/tc(SCK)

SPI clock frequency

Master mode, 2.7 V≤VDD≤3.6 V,

SPI1,4,5,6,

MHz

Master mode, 1.71 V≤VDD≤3.6 V,

SPI1,4,5,6

22.5(2)

Master transmitter mode,

1.7 V≤VDD≤3.6 V, SPI1,4,5,6

Slave full duplex mode,

2.7 V≤VDD≤3.6 V, SPI1,4,5,6

22.5

Slave transmitter mode,

1.71 V≤VDD≤3.6 V, SPI1,4,5,6

Slave transmitter mode,

2.7 V≤VDD≤3.6 V, SPI1,4,5,6

Slave mode, 1.71 V≤VDD≤3.6 V,

SPI2,3

22.5

Duty(SCK)

Duty cycle of SPI clock

frequency

Slave mode

STM32F479II Scheda tecnica(PDF) 138 Page - STMicroelectronics

STM32F479II Scheda tecnica(HTML) 138 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL