Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

WM8993 Scheda tecnica(PDF) 113 Page - Wolfson Microelectronics plc

Il numero della parte WM8993
Spiegazioni elettronici  Audio Hub CODEC for Multimedia Phones
PDF  229 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  WOLFSON [Wolfson Microelectronics plc]
Homepage  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8993 Scheda tecnica(HTML) 113 Page - Wolfson Microelectronics plc

Back Button WM8993 Datasheet HTML 109Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 110Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 111Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 112Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 113Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 114Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 115Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 116Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 117Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 113 / 229 page
background image
Production Data
WM8993
w
PD, November 2010, Rev 4.0
113
Figure 46 I2S Justified Audio Interface (assuming n-bit word length)
In DSP mode, the left channel MSB is available on either the 1st (mode B) or 2nd (mode A) rising
edge of BCLK (selectable by AIF_LRCLK_INV) following a rising edge of LRCLK. Right channel data
immediately follows left channel data. Depending on word length, BCLK frequency and sample rate,
there may be unused BCLK cycles between the LSB of the right channel data and the next sample.
In device master mode, the LRC output will resemble the frame pulse shown in Figure 47 and Figure
48. In device slave mode, Figure 49 and Figure 50, it is possible to use any length of frame pulse
less than 1/fs, providing the falling edge of the frame pulse occurs greater than one BCLK period
before the rising edge of the next frame pulse.
Figure 47 DSP Mode Audio Interface (mode A, AIF_LRCLK_INV=0, Master)
Figure 48 DSP Mode Audio Interface (mode B, AIF_LRCLK_INV=1, Master)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com