M38B53M4-059FP datasheet(156/355 Pages) MITSUBISHI

156 / 355 page

2-68

38B5 Group User’s Manual

APPLICATION

2.3 Serial I/O

The communication is performed according to the timing shown in Figure 2.3.45. In the slave unit,

when a synchronous clock is not input within a certain time (heading adjusment time), the next clock

input is processed as the beginning (heading) of a block.

When a clock is input again after one block (8 bytes) is received, the clock is ignored.

Figure 2.3.46 shows the relevant registers setting in the master unit and Figure 2.3.47 shows the

relevant registers setting in the slave unit.

Fig. 2.3.45 Timing chart

Fig. 2.3.46 Relevant registers setting in master unit

Byte cycle

Block transfer term

Block transfer cycle

Interval between blocks

Processing for heading adjustment

Heading adjustment time

P55/TxD pin: CMOS output

BRG clock: f(XIN)

Serial I/O2 clock: SCLK21

UARTCON

Serial I/O2 control register (address 001D16)

1 1

1 1 1

0 0 0

SIO2CON

BRG

0716

0 0

Master unit

BRG count source : f(XIN)

Synchronous clock : BRG/4

SRDY2 output disabled

Transmit interrupt source : Transmit shift operating completion

Transmit enabled

Receive enabled

Clock synchronous serial I/O

Serial I/O2 enabled

UART control register (address 001716)

Baud rate generator (address 001616)

Set “division ratio – 1”

M38B53M4-059FP Scheda tecnica(PDF) 156 Page - Mitsubishi Electric Semiconductor

M38B53M4-059FP Scheda tecnica(HTML) 156 Page - Mitsubishi Electric Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL