OMAP3530ECUS datasheet(196/265 Pages) TI1

196 / 265 page

OMAP3530, OMAP3525

SPRS507H – FEBRUARY 2008 – REVISED OCTOBER 2013

www.ti.com

6.5.2

Display Subsystem (DSS)

The display subsystem (DSS) provides the logic to display the video frame from external (SDRAM) or

internal (SRAM) memory on an LCD panel or a TV set. The DSS integrates a display controller, a remote

frame buffer module (RFBI), and a TV-out module. It can be used in two configurations:

•

LCD display in:

–

Bypass mode (RFBI module bypassed)

–

RFBI mode (through RFBI module)

•

TV display (not discussed in this document because of its analog IO signals)

The two displays can be active at the same time.

NOTE

For more information, see Display Subsystem / Display Subsystem Functional Description

section of the OMAP35x Technical Reference Manual (TRM) [literature number SPRUF98].

6.5.2.1

LCD Display in Bypass Mode

Two types of LCD panel are supported:

•

Thin film transistor (TFT) or active matrix technology

•

Supertwisted nematic (STN) or passive matrix technology

Both configurations are discussed in the following paragraphs.

6.5.2.1.1 LCD Display in TFT Mode

6.5.2.1.1.1 LCD Display in TFT Mode – HDTV Application

Table 6-37 assumes testing over the recommended operating conditions (see Figure 6-28).

Table 6-37. LCD Display Switching Characteristics in TFT Mode – HDTV Application(3) (4)

NO.

PARAMETER

OPP3

OPP2

UNIT

MIN

MAX

MIN

MAX

DL0

td(PCLKA-HSYNCT) Delay time, dss_pclk active edge to dss_hsync

–4.2

4.2

–4.7

4.7

transition

DL1

td(PCLKA-VSYNCT)

Delay time, dss_pclk active edge to dss_vsync

–4.2

4.2

–4.7

4.7

transition

DL2

td(PCLKA-ACBIASA) Delay time, dss_pclk active edge to

–4.2

4.2

–4.7

4.7

dss_acbias active level

DL3

td(PCLKA-DATAV)

Delay time, dss_pclk active edge to dss_data

–4.2

4.2

–4.7

4.7

bus valid

DL4

tc(PCLK)

Cycle time(2), dss_pclk

13.468

15.152

DL5

tw(PCLK)

Pulse duration, dss_pclk low or high

0.45*P(1)

0.55*P(1)

0.45*P(1)

0.55*P(1)

(1) P = dss_pclk period.

(2) The pixel clock frequency is software programmable via the pixel clock divider configuration from 1 to 255 division range in the

DISPC_DIVISOR register.

(3) The capacitive load is equivalent to 25 pF at 1.15 V and 30 pF at 1.0 V.

(4) For more information, see the DSS chapter in the OMAP35x Technical Reference Manual (TRM) [literature number SPRUF98].

196

TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS

Submit Documentation Feedback

Product Folder Links: OMAP3530 OMAP3525

OMAP3530ECUS Scheda tecnica(PDF) 196 Page - Texas Instruments

OMAP3530ECUS Scheda tecnica(HTML) 196 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL