MT9072AB datasheet(196/275 Pages) ZARLINK

196 / 275 page

MT9072

Data Sheet

196

Zarlink Semiconductor Inc.

CASRL

Receive Channel Associated Signaling (CAS) Change Latch. When any of the receive

CAS (i.e., ABCD) bits in the Receive CAS Data Registers (address Y70-Y8F) change state,

this status bit is latched to one. This bit is set on a basic frame (FPi) basis. This bit is cleared

when either this register, or the corresponding interrupt status register (register address Y34)

is read.

3CALNL

CRC-4 Alignment 2 ms Timer Latch. When the CALN status bit (register address Y11)

toggles from zero to one, this status bit is latched to one. This bit is set on a 2 ms or CRC-4

multiframe frame basis. This bit is cleared when either this register, or the corresponding

interrupt status register (register address Y36) is read.

2T2L

Timer 2 Latch. When the CRC-4 T2 (10ms) status bit (register address Y11) toggles from

zero to one, this status bit is latched to one. This bit is set on a basic frame (FPi) basis. This

bit is cleared when either this register, or the corresponding interrupt status register (register

address Y36) is read.

1T1L

Timer 1 Latch. When the CRC-4 T1 (100ms) status bit (register address Y11) toggles from

zero to one, this status bit is latched to one. This bit is set on a basic frame (FPi) basis. This

bit is cleared when either this register, or the corresponding interrupt status register (register

address Y36) is read.

ONESECL One Second Timer Status Latch. When the ONESEC status bit (register address Y11)

toggles from zero to one, this status bit is latched to one. This bit is set on a basic frame (FPi)

basis. This bit is cleared when either this register, or the corresponding interrupt status

Bit

Name

Functional Description

15-4

not used.

3RAIP

Remote Alarm Indication Status Persistent Latch. When the RAI (A) status bit (register

address Y12 and Y13) toggles from zero to one, this status bit is latched to one. This bit is

cleared when this register is read while the RAI status bit is zero.

2AISP

Alarm Indication Status Signal Persistent. When the AIS status bit (register address

Y12) toggles from zero to one, this status bit is latched to one. This bit is cleared when this

LOSSP

Loss of Signal Status Indication Persistent Latch. When the LOSS status bit (register

address Y12) toggles from zero to one, this status bit is latched to one. This bit is cleared

when this register is read while the LOSS status bit is zero.

BSYNCP

Receive Basic Frame Alignment Persistent Latch. When the BSYNC status bit (register

address Y10) toggles from zero to one, this status bit is latched to one. This bit is cleared

when this register is read while the BSYNC status bit is zero.

Table 172 - Performance Persistent Latched Status Register (Address Y27) (E1)

Bit

Name

Functional Description

Table 171 - CAS, National, CRC-4 Local and Timer Latched Status Register (Address Y26) (E1)

MT9072AB Scheda tecnica(PDF) 196 Page - Zarlink Semiconductor Inc

MT9072AB Scheda tecnica(HTML) 196 Page - Zarlink Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL