DS31256 datasheet(121/183 Pages) MAXIM

121 / 183 page

DS31256 256-Channel, High-Throughput HDLC Controller

121 of 183

The host reads from the transmit done queue to find which data buffers and their associated descriptors

have completed transmission. The transmit done queue is circular queue. A set of internal addresses

within the device that are accessed by both the host and the DMA keep track of the circular queue

addresses in the transmit done queue. On initialization, the host configures all of the registers, as shown

in Table 9-K. After initialization, the DMA only writes to (changes) the write pointer and the host only

writes to the read pointer.

Empty Case

The transmit done queue is considered empty when the read and write pointers are identical.

Transmit Done-Queue Empty State

empty descriptor

read pointer >

empty descriptor

< write pointer

empty descriptor

Full Case

The transmit done queue is considered full when the read pointer is ahead of the write pointer by one

descriptor. Therefore, one descriptor must always remain empty.

Transmit Done-Queue Full State

valid descriptor

empty descriptor

< write pointer

read pointer >

valid descriptor

Table 9-K. Transmit Done-Queue Internal Address Storage

NAME

ADDRESS

Transmit Done-Queue Base Address 0 (lower word)

TDQBA0

0830h

Transmit Done-Queue Base Address 1 (upper word)

TDQBA1

0834h

Transmit Done-Queue DMA Write Pointer

TDQWP

0840h

Transmit Done-Queue Host Read Pointer

TDQRP

083Ch

Transmit Done-Queue End Address

TDQEA

0838h

Transmit Done-Queue FIFO Flush Timer

TDQFFT

0844h

Note: Transmit done-queue end address is not an absolute address. The absolute end address is “Base + TDQEA x 4.”

DS31256 Scheda tecnica(PDF) 121 Page - Maxim Integrated Products

DS31256 Scheda tecnica(HTML) 121 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL