Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

VSC8061FI Scheda tecnica(PDF) 5 Page - Vitesse Semiconductor Corporation

Il numero della parte VSC8061FI
Spiegazioni elettronici  2.5Gb/s 16-Bit Multiplexer/Demultiplexer Chipset
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  VITESSE [Vitesse Semiconductor Corporation]
Homepage  http://www.vitesse.com
Logo VITESSE - Vitesse Semiconductor Corporation

VSC8061FI Scheda tecnica(HTML) 5 Page - Vitesse Semiconductor Corporation

  VSC8061FI Datasheet HTML 1Page - Vitesse Semiconductor Corporation VSC8061FI Datasheet HTML 2Page - Vitesse Semiconductor Corporation VSC8061FI Datasheet HTML 3Page - Vitesse Semiconductor Corporation VSC8061FI Datasheet HTML 4Page - Vitesse Semiconductor Corporation VSC8061FI Datasheet HTML 5Page - Vitesse Semiconductor Corporation VSC8061FI Datasheet HTML 6Page - Vitesse Semiconductor Corporation VSC8061FI Datasheet HTML 7Page - Vitesse Semiconductor Corporation VSC8061FI Datasheet HTML 8Page - Vitesse Semiconductor Corporation VSC8061FI Datasheet HTML 9Page - Vitesse Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 20 page
background image
VITESSE
SEMICONDUCTOR CORPORATION
G52069-0, Rev 4.3
Page 5
05/11/01
© VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012
Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com
Internet: www.vitesse.com
Data Sheet
VSC8061/VSC8062
Multiplexer/Demultiplexer Chipset
2.5Gb/s 16-Bit
VSC8062 Demultiplexer AC Characteristics (Over recommended operating range)
Figure 6: VSC8062 Timing Diagram
Table 2: VSC8062 AC Characteristics
NOTES: (1) If tCLK changes, all remaining parameters change as indicated by the equations.
(2) tSU and tH are setup and hold times of the serial data input register.
(3) At tCLK = 400ps.
Parameter
Description
Min
Typ
Max
Units
Conditions
tCLK
Clock period(1)
400
ps
tD
BYTE CLK16 period (tCLK x 16)
6.4
ns
tDSU
CLK16 falling edge output to valid data
1.0
3.0
ns
tDH
Phase Margin =
Serial data phase timing margin with respect to
high-speed clock(2)
180(3)
degrees
tCLK
High-speed differential clock input
CLK (CLKN)
High-speed serial data input
DI (DIN)
Parallel data clock output
CLK16
D0
D1
D15
tD
tBD
tD
1
tSU tH
+
tCLK
-------------------
–

 360°
×



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com