M48Z35 datasheet(3/20 Pages) STMICROELECTRONICS

3 / 20 page

3/20

M48Z35, M48Z35Y

DESCRIPTION

The M48Z35/Y ZEROPOWER® RAM is a 32 Kbit

x 8, non-volatile static RAM that integrates power-

fail deselect circuitry and battery control logic on a

single die. The monolithic chip is available in two

special packages to provide a highly integrated

battery backed-up memory solution.

The M48Z35/Y is a non-volatile pin and function

equivalent to any JEDEC standard 32K x8 SRAM.

It also easily fits into many ROM, EPROM, and

EEPROM sockets, providing the non-volatility of

PROMs without any requirement for special

WRITE timing or limitations on the number of

WRITEs that can be performed. The 28 pin 600mil

DIP CAPHAT™ houses the M48Z35/Y silicon with

a long life lithium button cell in a single package.

The 28 pin 330mil SOIC provides sockets with

gold plated contacts at both ends for direct con-

nection to a separate SNAPHAT housing contain-

ing the battery. The unique design allows the

SNAPHAT battery package to be mounted on top

of the SOIC package after the completion of the

surface mount process. Insertion of the SNAPHAT

housing after reflow prevents potential battery

damage due to the high temperatures required for

device surface-mounting. The SNAPHAT housing

is keyed to prevent reverse insertion.

The SOIC and battery packages are shipped sep-

arately in plastic anti-static tubes or in Tape & Reel

form.

For the 28 lead SOIC, the battery package (i.e.

SNAPHAT) part number is “M4Z28-BR00SH1.”

Figure 3. Logic Diagram

Table 1. Signal Names

AI01616D

A0-A14

DQ0-DQ7

VCC

M48Z35

M48Z35Y

VSS

A0-A14

Address Inputs

DQ0-DQ7

Data Inputs / Outputs

Chip Enable Input

Output Enable Input

WRITE Enable Input

VCC

Supply Voltage

VSS

Ground

M48Z35 Scheda tecnica(PDF) 3 Page - STMicroelectronics

M48Z35 Scheda tecnica(HTML) 3 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

Scheda tecnica Scarica

Link URL