Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

HF01B00 Scheda tecnica(PDF) 12 Page - Monolithic Power Systems

Il numero della parte HF01B00
Spiegazioni elettronici  Off Line High Voltage Quasi Resonant Regulator
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  MPS [Monolithic Power Systems]
Homepage  http://www.monolithicpower.com
Logo MPS - Monolithic Power Systems

HF01B00 Scheda tecnica(HTML) 12 Page - Monolithic Power Systems

Back Button HF01B00 Datasheet HTML 8Page - Monolithic Power Systems HF01B00 Datasheet HTML 9Page - Monolithic Power Systems HF01B00 Datasheet HTML 10Page - Monolithic Power Systems HF01B00 Datasheet HTML 11Page - Monolithic Power Systems HF01B00 Datasheet HTML 12Page - Monolithic Power Systems HF01B00 Datasheet HTML 13Page - Monolithic Power Systems HF01B00 Datasheet HTML 14Page - Monolithic Power Systems HF01B00 Datasheet HTML 15Page - Monolithic Power Systems HF01B00 Datasheet HTML 16Page - Monolithic Power Systems  
Zoom Inzoom in Zoom Outzoom out
 12 / 16 page
background image
HF01B00/01/02/03/04
–OFF LINE HIGH VOLTAGE QUASI RESONANT REGULATOR
HF01B00/01/02/03/04 Rev. 1.2
www.MonolithicPower.com
12
4/9/2013
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2013 MPS. All Rights Reserved.
Leading Edge Blanking (LEB)
In normal operation, the primary peak current is
sensed by a shunt resistor between the Source
pin and Ground. The turn-off threshold of the
MOSFET is set by FB voltage, Vsense=VFB/3.3.
When the voltage drop of shunt resistor reaches
Vsense, the MOSFET turns off.
During start-up and over-load condition, the
primary peak current threshold is internally
limited to 1V even if VFB voltage is larger than
3.3V to avoid excessive output power and lower
the voltage rating of the switch.
In order to avoid turning off the MOSFET by mis-
trigger spikes shortly after the switch turns on,
the IC implements a 320ns leading edge blanking.
During blanking time, any trigger signal on
source pin is blocked. Figure 11 shows the
primary current sense waveform and the leading
edge blanking.
320ns
Figure 11
—Leading Edge Blanking



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com