Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

GMS82512 Scheda tecnica(PDF) 56 Page - Hynix Semiconductor

Il numero della parte GMS82512
Spiegazioni elettronici  8-BIT SINGLE-CHIP MICROCONTROLLERS
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  HYNIX [Hynix Semiconductor]
Homepage  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

GMS82512 Scheda tecnica(HTML) 56 Page - Hynix Semiconductor

Back Button GMS82512 Datasheet HTML 52Page - Hynix Semiconductor GMS82512 Datasheet HTML 53Page - Hynix Semiconductor GMS82512 Datasheet HTML 54Page - Hynix Semiconductor GMS82512 Datasheet HTML 55Page - Hynix Semiconductor GMS82512 Datasheet HTML 56Page - Hynix Semiconductor GMS82512 Datasheet HTML 57Page - Hynix Semiconductor GMS82512 Datasheet HTML 58Page - Hynix Semiconductor GMS82512 Datasheet HTML 59Page - Hynix Semiconductor GMS82512 Datasheet HTML 60Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 110 page
background image
GMS81508B/16B/24B, GMS82512/16/24
MAY. 2001 Ver 2.0
53
13.1 Transmission/Receiving Timing
The serial transmission is started by setting SIOST(bit1 of
SIOM) to “1”. After one cycle of SCK, SIOST is cleared
automatically to “0”. The serial output data from 8-bit shift
register is output at falling edge of SCLK. And input data
is latched at rising edge of SCLK pin. When transmission
clock is counted 8 times, serial I/O counter is cleared as
‘0”. Transmission clock is halted in “H” state and serial I/
O interrupt(IFSIO) occurred.
Figure 13-3 Timing Diagram of Serial I/O
13.2 The Serial I/O operation by SRDY pin
Transmission clock = external clock
The SRDY pin becomes “L” by SIOST = “1”. This signal
tells to the external system that this device is ready for se-
rial transmission. The external system detects the “L” sig-
nal and starts transmission. The SRDY pin becomes “H” at
the first rising edge of transmission clock.
Transmission clock = internal clock
The I/O of SRDY pin is input mode. When the external
system is ready for serial transmission, The “L” level is in-
putted at this pin. At this time this device starts serial trans-
mission.
D1
D0
SIOST FLAG
SOUT PIN
Input Clock
SCLK PIN
D4
D3
D2
D7
D6
D5
D1
D0
SIN PIN
D4
D3
D2
D7
D6
D5
SIOIF
Output
Latch
INTERRUPT SIGNAL
SRDY(Output)
SIOST
SRDY(Input)
SIOST



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com