AD8324 datasheet(4/16 Pages) AD

4 / 16 page

AD8324

Rev. 0 | Page 4 of 16

1 TOKO 458PT-1556 used for above specifications. Typical insertion loss of 0.5 dB @ 10 MHz.

2 Guaranteed by design and characterization to ±6 sigma for TA = 25°C.

3 Guaranteed by design and characterization to ±3 sigma for TA = 25°C.

4 Measured through a 1:1 transformer.

5 Specification is worst case over all gain codes.

6 VIN = 27.5 dBmV, QPSK modulation, 160 kSPS symbol rate.

LOGIC INPUTS (TTL/CMOS COMPATIBLE LOGIC)

Table 2. DATEN, CLK, SDATA, TXEN, SLEEP, VCC = 3.3 V, unless otherwise noted

Parameter

Min

Typ

Max

Unit

Logic 1 Voltage

2.1

3.3

Logic 0 Voltage

0.8

Logic 1 Current (VINH = 3.3 V), CLK, SDATA, DATEN

Logic 0 Current (VINL = 0 V), CLK, SDATA, DATEN

−600

−100

Logic 1 Current (VINH = 3.3 V), TXEN

190

µA

Logic 0 Current (VINL = 0 V), TXEN

−250

−30

µA

Logic 1 Current (VINH = 3.3 V), SLEEP

190

µA

Logic 0 Current (VINL = 0 V), SLEEP

−250

−30

µA

TIMING REQUIREMENTS

Table 3. VCC = 3.3 V, tR = tF = 4 ns, fCLK = 8 MHz, unless otherwise noted

Parameter

Min

Typ

Max

Unit

Clock Pulse Width (tWH)

16.0

Clock Period (tC)

32.0

Setup Time SDATA vs. Clock (tDS)

5.0

Setup Time DATEN vs. Clock (tES)

15.0

Hold Time SDATA vs. Clock (tDH)

5.0

Hold Time DATEN vs. Clock (tEH)

3.0

Input Rise and Fall Times, SDATA, DATEN, Clock (tR, tF)

tDS

CLK

VALID DATA WORD G1

MSB . . . LSB

SDATA

DATEN

TXEN

ANALOG

OUTPUT

VALID DATA WORD G2

8 CLOCK CYCLES

GAIN TRANSFER (G1)

GAIN TRANSFER (G2)

SIGNAL AMPLITUDE (p-p)

tVUH

tES

tEH

tOFF

tGS

tCN

Figure 3. Serial Interface Timing

CLK

SDATA

MSB

MSB-1

MSB-2

VALID DATA BIT

tDS

tDH

Figure 4. SDATA Timng

AD8324 Scheda tecnica(PDF) 4 Page - Analog Devices

AD8324 Scheda tecnica(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Scheda tecnica Scarica

Link URL