AD9523 datasheet(9/60 Pages) AD

9 / 60 page

Data Sheet

AD9523

Rev. D | Page 9 of 60

LOGIC INPUT PINS—PD, EEPROM_SEL, REF_SEL, RESET, SYNC

Table 13.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

VOLTAGE

Input High

2.0

Input Low

0.8

INPUT LOW CURRENT

±80

±250

µA

The minus sign indicates that, due to the

internal pull-up resistor, current is flowing

out of the AD9523

CAPACITANCE

RESET TIMING

Pulse Width Low

Inactive to Start of Register Programming

100

SYNC TIMING

Pulse Width Low

1.5

High speed clock is CLK input signal

STATUS OUTPUT PINS—STATUS1, STATUS0

Table 14.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

VOLTAGE

Output High

2.94

Output Low

0.4

SERIAL CONTROL PORT—SPI MODE

Table 15.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

CS (INPUT)

CS has an internal 40 kΩ pull-up resistor

Voltage

Input Logic 1

2.0

Input Logic 0

0.8

Current

Input Logic 1

µA

Input Logic 0

−110

µA

The minus sign indicates that, due to the

internal pull-up resistor, current is flowing out

of the AD9523

Input Capacitance

SCLK (INPUT) IN SPI MODE

SCLK has an internal 40 kΩ pull-down resistor

in SPI mode but not in I2C mode

Voltage

Input Logic 1

2.0

Input Logic 0

0.8

Current

Input Logic 1

240

µA

Input Logic 0

µA

Input Capacitance

SDIO (WHEN INPUT IS IN BIDIRECTIONAL MODE)

Voltage

Input Logic 1

2.0

Input Logic 0

0.8

Current

Input Logic 1

µA

Input Logic 0

µA

Input Capacitance

AD9523 Scheda tecnica(PDF) 9 Page - Analog Devices

AD9523 Scheda tecnica(HTML) 9 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Scheda tecnica Scarica

Link URL