AM29SL400CT100REF datasheet(23/44 Pages) SPANSION

23 / 44 page

March 3, 2005

Ad vance

Inform ati o n

DQ5: Exceeded Timing Limits

DQ5 indicates whether the program or erase time

has exceeded a specified internal pulse count limit.

Under these conditions DQ5 produces a 1. This is a

failure condition that indicates the program or erase

cycle was not successfully completed.

The DQ5 failure condition may appear if the system

tries to program a 1 to a location that is previously

programmed to “0.” Only an erase operation can

change a 0 back to a 1. Under this condition, the

device halts the operation, and when the operation

has exceeded the timing limits, DQ5 produces a 1.

Under both these conditions, the system must issue

the reset command to return the device to reading

array data.

DQ3: Sector Erase Timer

After writing a sector erase command sequence, the

system may read DQ3 to determine whether or not

an erase operation has begun. (The sector erase

timer does not apply to the chip erase command.) If

additional sectors are selected for erasure, the entire

time-out also applies after each additional sector

erase command. When the time-out is complete,

DQ3 switches from 0 to 1. If the time between addi-

tional sector erase commands from the system can

be assumed to be less than 50 µs, the system need

not monitor DQ3. See also Sector Erase Command

Sequence‚ on page 16.

After the sector erase command sequence is written,

the system should read the status on DQ7 (Data#

Polling) or DQ6 (Toggle Bit I) to ensure the device

has accepted the command sequence, and then read

DQ3. If DQ3 is 1, the internally controlled erase cycle

has begun; all further commands (other than Erase

Suspend) are ignored until the erase operation is

complete. If DQ3 is 1, the device will accept addi-

tional sector erase commands. To ensure the com-

mand has been accepted, the system software

should check the status of DQ3 prior to and following

each subsequent sector erase command. If DQ3 is

high on the second status check, the last command

might not have been accepted. Table 6 on page 22

shows the outputs for DQ3.

START

Yes

DQ5 = 1?

Yes

Toggle Bit

= Toggle?

Program/Erase

Operation Not

Complete, Write

Reset Command

Program/Erase

Operation Complete

Read DQ7–DQ0

Toggle Bit

= Toggle?

Read DQ7–DQ0

Twice

Read DQ7–DQ0

Notes:

1. Read toggle bit twice to determine whether or not it is

toggling. See text.

2. Recheck toggle bit because it may stop toggling as DQ5

changes to 1. See text.

Figure 6. Toggle Bit Algorithm

(Notes

1, 2)

(Note 1)

AM29SL400CT100REF Scheda tecnica(PDF) 23 Page - SPANSION

AM29SL400CT100REF Scheda tecnica(HTML) 23 Page - SPANSION

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

Scheda tecnica Scarica

Link URL