AM652X datasheet(151/299 Pages) TI1

151 / 299 page

151

AM6548, AM6528, AM6546

AM6526, AM6527

www.ti.com

SPRSP08E – NOVEMBER 2017 – REVISED OCTOBER 2018

Submit Documentation Feedback

Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527

Specifications

5.11.4.3 PLLs

Power is supplied to the PLL by internal regulators that derive power from the off-chip power-supply.

There are total nine Phase Locked Loops (PLLs) in the device:

•

MCU_PLL0 (MCU PLL) with WKUP_PLL_CTRL0: The MCU PLL — which is used to drive the switch

fabrics, accelerators, and a majority of the peripheral clocks — requires a PLL controller to manage the

various clock divisions, gating, and synchronization in WKUP domain and MCU domain.

•

MCU_PLL1 (CPSW PLL): The MCU_PLL1, which is used to drive the CPSW.

•

PLL0 (MAIN PLL) with PLL_CTRL0: The Main PLL — which is used to drive the switch fabrics,

accelerators, and a majority of the peripheral clocks — requires a PLL controller to manage the various

clock divisions, gating, and synchronization in MAIN domain.

•

PLL1 (PER0 PLL): The PER0 PLL, which is used to drive the Peripherals in MAIN Domain.

•

PLL2 (PER1 PLL): The PER1 PLL, which is used to drive the PRU-ICSSG.

•

PLL3 (DDR PLL): The DDR PLL is used to drive the DDR PHY for the DDRSS.

•

PLL4 (DSS PLL): The DSS PLL, which is used to drive the Display Subsystem.

•

PLL6 (ARM0 PLL): The ARM0 PLL, which is used to drive the ARM0.

•

PLL7 (ARM1 PLL): The ARM1 PLL, which is used to drive the ARM1.

Most of the Device is driven by the output from the main PLL except the following items:

•

Arm subsystem has its own dedicated PLL.

•

MCU subsystem has its own dedicated PLL

•

EMIF DDR subsystem has its own dedicated PLL to drive DDR PHY and DDRSS.

•

PRU-ICSSG has clocks sourced from several PLLs:

–

PER0 PLL to generate UART clock,

–

PER1 PLL to generate Core clock,

–

MAIN PLL to generate Industrial Ethernet Peripheral clock,

–

CPSW PLL to generate Ethernet clocks.

•

DSS has its own dedicated PLL, to generate Pixel Clock.

•

PCIESS require separate reference clocks to drive SERDES PHYs.

NOTE

For more information, see:

•

Device Configuration / Clocking / PLLs section of the device TRM

•

Peripherals / Display Subsystem Overview section of the device TRM

•

Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem -

Gigabit (PRU_ICSSG) section of the device TRM

NOTE

The input reference clock (OSC1_XI/OSC1_XO) are specified and the lock time is

guaranteed by the PLL controller, as documented in the Device Configuration chapter of the

device TRM.

5.11.4.3.1 PLL Characteristics

Figure 5-25 shows the power supply connectivity implemented in the device.

AM652X Scheda tecnica(PDF) 151 Page - Texas Instruments

AM652X Scheda tecnica(HTML) 151 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL